FreeCalypso > hg > fc-selenite

changeset 81:4ab736fdbdba

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
targets/*.m4 created for linker script generation in gcc version
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 20 Jul 2018 09:38:01 +0000
parents 31384f415dae
children 6afaa5cb7392
files targets/c11x.m4 targets/c139.m4 targets/fcdev3b.m4 targets/gtamodem.m4 targets/pirelli.m4
diffstat 5 files changed, 25 insertions(+), 0 deletions(-) [+]
line wrap: on
line diff
--- /dev/null	Thu Jan 01 00:00:00 1970 +0000
+++ b/targets/c11x.m4	Fri Jul 20 09:38:01 2018 +0000
@@ -0,0 +1,5 @@
+define(`FLASH_BOOT_VIA_BOOTROM',0)dnl
+define(`FLASHIMAGE_BASE_ADDR',0x10000)dnl
+define(`CONFIG_FWFLASH_SIZE',0x1C0000)dnl
+define(`CONFIG_IRAM_SIZE',0x40000)dnl
+define(`CONFIG_XRAM_SIZE',0x40000)dnl
--- /dev/null	Thu Jan 01 00:00:00 1970 +0000
+++ b/targets/c139.m4	Fri Jul 20 09:38:01 2018 +0000
@@ -0,0 +1,5 @@
+define(`FLASH_BOOT_VIA_BOOTROM',0)dnl
+define(`FLASHIMAGE_BASE_ADDR',0x10000)dnl
+define(`CONFIG_FWFLASH_SIZE',0x3C0000)dnl
+define(`CONFIG_IRAM_SIZE',0x40000)dnl
+define(`CONFIG_XRAM_SIZE',0x80000)dnl
--- /dev/null	Thu Jan 01 00:00:00 1970 +0000
+++ b/targets/fcdev3b.m4	Fri Jul 20 09:38:01 2018 +0000
@@ -0,0 +1,5 @@
+define(`FLASH_BOOT_VIA_BOOTROM',1)dnl
+define(`FLASHIMAGE_BASE_ADDR',0x2000)dnl
+define(`CONFIG_FWFLASH_SIZE',0x800000)dnl
+define(`CONFIG_IRAM_SIZE',0x80000)dnl
+define(`CONFIG_XRAM_SIZE',0x800000)dnl
--- /dev/null	Thu Jan 01 00:00:00 1970 +0000
+++ b/targets/gtamodem.m4	Fri Jul 20 09:38:01 2018 +0000
@@ -0,0 +1,5 @@
+define(`FLASH_BOOT_VIA_BOOTROM',1)dnl
+define(`FLASHIMAGE_BASE_ADDR',0x2000)dnl
+define(`CONFIG_FWFLASH_SIZE',0x300000)dnl
+define(`CONFIG_IRAM_SIZE',0x80000)dnl
+define(`CONFIG_XRAM_SIZE',0x100000)dnl
--- /dev/null	Thu Jan 01 00:00:00 1970 +0000
+++ b/targets/pirelli.m4	Fri Jul 20 09:38:01 2018 +0000
@@ -0,0 +1,5 @@
+define(`FLASH_BOOT_VIA_BOOTROM',1)dnl
+define(`FLASHIMAGE_BASE_ADDR',0x2000)dnl
+define(`CONFIG_FWFLASH_SIZE',0x800000)dnl
+define(`CONFIG_IRAM_SIZE',0x80000)dnl
+define(`CONFIG_XRAM_SIZE',0x800000)dnl