annotate targets/dsp34test.conf @ 619:5a0ddb29c58e

targets/dsp34test.{conf,h} created for DSP 34 experiments
author Mychaela Falconia <falcon@freecalypso.org>
date Sun, 06 Oct 2019 22:25:10 +0000
parents
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
619
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 # TI's TCS211 program supported 3 different Calypso silicon versions on their
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 # D-Sample and Leonardo boards: C05B (CHIPSET 8, DSP 33), early C035
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 # (CHIPSET 10, DSP 34) and final C035 (CHIPSET 10, DSP 36). In FreeCalypso
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 # we generally work only with the last chipset (final C035), but we would like
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 # to support the two earlier ones as well, if possible. C05B has been partially
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 # exercised on the Mother's D-Sample board (non-functional Clara RF, no genuine
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 # tpudrv10.c source and too many unknowns), but the early C035 version with
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 # DSP 34 has not been tested at all yet.
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 #
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 # The Mother plans on testing the early C035 version of Calypso by populating
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 # a D751774A chip on an FCDEV3B and trying out the resulting combination;
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 # the present dsp34test fw build is to be flashed into those modified FCDEV3B
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 # boards.
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
15 CHIPSET=10
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
16 DSP=34
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
17 RF=12
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
18 LINK_SCRIPT_SRC=src/cs/system/template/gsm_ds_pirelli_flash.template
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
19 RAM_LINK_SCRIPT_SRC=src/cs/system/template/gsm_ds_pirelli_ram.template
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
20 FLASH_BASE_ADDR=0
5a0ddb29c58e targets/dsp34test.{conf,h} created for DSP 34 experiments
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
21 FLASH_SECTOR_SIZE=0x40000