view loadtools/scripts/pirelli.init @ 992:a7b0b426f9ca

target-utils: boot ROM UART autodetection revamped The new implementation should work with both the familiar Calypso C035 boot ROM version found in our regular targets as well as the older Calypso F741979B version found on the vintage D-Sample board.
author Mychaela Falconia <falcon@ivan.Harhan.ORG>
date Wed, 30 Dec 2015 21:28:41 +0000
parents 5b53cad88637
children
line wrap: on
line source

# This phone has 3 memory chip selects:
#
# nCS0: flash chip select 1
# nCS1: RAM chip select
# nCS3: flash chip select 2
#
# All 3 chip select lines go to the same physical IC, a RAM/flash MCP.
# We set WS=4 for all 3 here, copying what OsmocomBB does.  The access
# time listed in the datasheet is 70 ns for both RAM and flash, and per
# my math setting WS=3 *might* work, but it could be marginal, so let's
# play it safe for now.

w16 fffffb00 00A4
w16 fffffb02 00A4
w16 fffffb06 00A4

# We also need to switch the CS4/ADD22 pin from its default function
# of CS4 to the needed ADD22.

w16 fffef006 0008

# With this phone all Calypso serial access always goes through the
# CP2102 usb2serial IC inside the phone itself, which is programmed
# to support the high non-standard baud rates.  So we can safely
# switch to 812500 baud unconditionally.

baud 812500