view blobs/patches/main-pirelli.patch @ 605:07d0dc4431f4

bootloader.s: same MEMIF fix as in int.s plus DPLL BYPASS fix Both MEMIF and DPLL settings are now the same between int.s and bootloader.s assembly code paths. Previously bootloader.s was setting DPLL BYPASS /2 mode, which persisted until _INT_Initialize code with the bootloader body omitted, or was changed to /1 in the hardware init function in the bootloader.lib:start.obj module.
author Mychaela Falconia <falcon@freecalypso.org>
date Mon, 17 Jun 2019 18:40:32 +0000
parents 8dd671b7d41e
children
line wrap: on
line source

# This patch applies to the Init_Target() function in the init.obj module in
# main.lib; the present version is for making TCS211 run on the Pirelli.
# This patch sets the same memory and peripheral chip select timings and
# widths as Pirelli's fw.

[init.obj]

# value goes into nCS0, nCS1 and nCS3 config registers
.text 66 A4
# the nCS2 setting in our original blob is already correct for the Pirelli

# value goes into nCS4 config reg
.text 72 A7

# nop out the write into 0x02700000

.text 128 C0
.text 129 46