



DB-MV64340A/60A-BP

Schematic

Revision 2.1 18/06/2002

Table of Contents:

Contents	Page Number
Table of Contents	2
Rev History	4
Block Diagram	11
SHEET: “TOP”	12
SHEET: “MV64340_60”	13
SHEET: “MV _INITIALIZATION”	14
SHEET: “MV 64340_60_CPU”	15
SHEET: “MV 64340_60_PCI”	16
SHEET: “MV 64340_60_DDR”	17
SHEET: “MV 64340_60_GIGA”	18
SHEET: “MV 64340_60_MPP_DEVICE”	19
SHEET: “MV 64340_60_POWER”	20
SHEET: “CPU_MODULE”	21
SHEET: “CPU_MODULE_0”	22
SHEET: “CPU_MODULE_1”	23
SHEET: “CPU_ARBITER”	24
SHEET: “CPU_MODULE_FILTERING”	25

SHEET: “PCI_CONFIGURATION”	26
SHEET: “DIFFERENTIAL_AMPLIFIERS”	27
SHEET: “PCI_0”	28
SHEET: “PCI_1”	29
SHEET: “PCI_0_FILTERING”	30
SHEET: “PCI_1_FILTERING”	31
SHEET: “DDR_DIMMs”	32
SHEET: “DDR_TERMINATIONS”	33
SHEET: “DEVICE_MODULE”	34
SHEET: “GIGA_0”	35
SHEET: “GIGA_1”	36
SHEET: “2_MPSC_CONNECTORS_UART”	37
SHEET: “POWER_RESET”	38
SHEET: “2_5V_1_8V_1_5V_SUPPLY”	39
SHEET: “HSTL_SSTL_SUPPLY”	40
SHEET: “FILTERING_CAPACITORS”	41
SHEET: “CLOCKS”	42
SHEET: “SSTL_VTT_SOCKET_0”	43
TOP	44
BOTTOM	45

Changes from Rev. 0.9:

1. Sheet: “MV64340_60_POWER”

DRAM_ACAL and DRAM_DCAL Balls have a separate DPR. DPR175 was added. (Connection to 2.5V or GND).

2. Sheet: “MV64340_60_POWER”

DPRs: 165,166,167: Value changed from 4.7Kohm to 0 ohm.

3. Sheet: “CPU_MODULE”:

DPR176 was added in order to give the option to select the socket, which will configure for Multi-MV mode.

4. Sheets: “PCI_CONFIG”, “MV_INITIALIZATION”:

- Implementing a warning LED for different Vi/o requirement for the two CPU modules.
- Implementing a warning LED for different CPU bus configuration by the two CPU modules (60X and MAX bus for example).

If any of the two warning LEDs is on, the board should be turned off immediately.

5. Sheets: “CPU_MODULE_0”, “CPU_MODULE_1”:

The connectors were fixed due to polarity signal mistakes.

6. Sheet: “MV_INITIALIZATION”:

- The Text was changed with accordance to the updated D.S.
- Led41 (PCI External Arbiter Disabled) – The polarity has been changed meaning: the led lit when the External Arbiter is disabled. LEDs 38,39 were mistakenly connected *in the opposite direction*.

- Sample of P1_AD[56] (DPR164 in Rev 0.1) was removed.

7. Sheet: “2_MPSC_CONNECTORS_UART”:

CON-1 D-type 9 connector was placed wrong.

8. Sheet: “DEVICE_MODULE”:

Pins 75,89 in U12 (Main Pal) were switched.

9. Sheet: “CLOCKS”:

- U-29 and U-31 had a wrong connection to the OE pin.
- SSTL clock Buffer U-26 and HSTL clock Buffer U-28 required a special filtering for the AVDD taken from ICST up note.
- HSTL clock Buffer U-28 pin7 is left unconnected.
- HSTL and SSTL clocks were mistakenly given same name.
HSTL clocks:
H_CK0, H_CK0~, H_CK1, H_CK1~, H_CK2, H_CK2~, H_CK3, H_CK3~
SSTL clocks:
S_CK0, S_CK0~, S_CK1, S_CK1~, S_CK2, S_CK2~, S_CK3, S_CK3~, S_CK4, S_CK4~, S_CK5, S_CK5~
- PCI0,PCI1 PLLs (U30,U32) output pins 7,8 (CLK,CLK/2) were switched.
- PLL filtering (PAVDD) was added to U26 (SSTL Clock Buffer) and U28 (HSTL Clock Buffer) according to ICST up note.

10. Sheet “2_MPSC_CONNECTORS_UART”:

R196 was added – READ_ID~ require a pull up.

Changes from Rev. 1.0:

1. Sheet: “CLOCKS”

3 filtering capacitors were missing in SYS_CLK clock buffer (U-39) in pins: 5,6 to GND, 23,24 to GND and pin 15 to GND. (All 3 capacitors Values are 100nF).

2. Sheet: ““DEVICE_MODULE””

On Board EPROM (U-22) and on Board flash EPROM (U-19) were removed, in order to place SSTL VTT plane as close as possible to the DDR Dimms. Both Boot Devices are covered by the Device Module, which includes both Boots option.

3. Sheet: “DDR_DIMMs”:

Dimms location has been swapped between their selves: CON11 CS_0/1 – primary Dimm (The socket which is closer to the MV64340/60A) is now wired to CS_2/3 and CON12 - secondary dimm (The socket which far from the MV64340/60A) is now wired to CS_0/1 and became primary Dimm. The I2C addresses were also switched in order to sustain software compatible between the two revisions. This change has been made in order to support the DDR Dimm Test Point.

4. Sheet: “MV 64340_60_PCI”:

Both PCI External arbiter signals: P0_GNT_GT~ and P1_GNT_GT~ were replaced from pull-ups to pull-downs. When working with PCI internal arbiter (No external arbiter is locate on board) the software must initial the internal arbiter. Until the software is enabling the internal arbiter no agent is parked on either PCI_0 or PCI_1 buses. The pull-downs will guarantee that till initialization completes the MV64340/60A will be parked on both Buses.

5. Sheet: “PCI_CONFIGURATION ” + added new SHEET: “DIFFERENTIAL_AMPLIFIERS”

- The PCI auto-detect implementation had some problems with the differential amplifiers. A new design which uses hysteresis-TBD has been implemented using another quad differential amplifier, and the PCI-detect pal equations have been also changed. (The equations for the PCI-DETECT PAL has been changed)
- The VI/O conflict differential amplifiers had the same problem as the PCI-DETECT amplifiers had. A new design, which uses hysteresis, has been implemented. (The equations for the PCI-DETECT PAL has been changed)

6. Sheet: “FILTERING_CAPACITORS”:

More 100nF compensation capacitors were added between VDDQ (2.5V) to GND to the VDDQ supply balls of the MV64340/60A.

7. Sheets: “HSTL_SSTL_SUPPLY”, “DDR_TERMINATIONS”:

The following sections regarding the SSTL VTT changes:

- The SSTL VVT & VREF DC2DC circuit was removed from the PCI location to the back of the DDRs Dimm location (instead of the EPROMs mention in section 2). – Layout change.
- A new SSTL VTT plane has created which will be as little as possible and will connect all SSTL signals through 60-Ohm termination. A new RNETs were placed instead the formers RNETs.
- 3 (additional 2 vs. REV.1) Low ESR capacitors will be located On both new SSTL VTT plane, these capacitors are needed for compensation purpose.
- Additional 3-10uF, 4-100nF and 4-100pF capacitors, which will be placed, equally on the SSTL VTT plane. These capacitors are for filtering.
- For each 2 parallel terminations place as close as possible to the resistors a 100nF capacitor to GND and another 100nF capacitor to VDDQ (2.5V) – new Cnets.
- A serial resistors were placed between the MV64340/60A to the DDR Dimms for the signals: DQ[63..0] and CB[7..0] in order reduce SSO in the MV64340/60A – will be Assembled with 0-Ohm value.

8. Sheets: “DDR_DIMMs”, “MV 64340_60_DDR”:

In REV-1 the SSTL-VREF to both MV64340/60A balls (D-24,E-10) and to both DDR Dimm pin-1 was taken from the SSTL DC2DC circuit (U-33). In REV-1.9 we used a simple voltage divider with capacitor for the 4 consumers (2-balls dimms).

9. Sheet: DDR_DIMMs”:

The two pairs: startBurstIn-StartBurstOut and – feedBackClockOut will have a parallel termination (60-Ohm) to VTT and will be routed with a clearances of 20mil from other signals and between them selves.

Changes from Rev. 1.9:

1. Sheets: “CPU_MODULE_0”, “CPU_MODULE_1”

The SVTT (SSTL VTT) which connected to pin AL33 on both sockets is now connected only to CPU_0 socket and to pins: A5,B4 and C5.


2. All Sheets

The REF Designators has been changed in all parts.


Changes from Rev. 2.0:


1. Sheets: “CPU_MODULE_0”


All HSTL clock (only for the RM7000C CPU) must have a termination of 50 ohm to GND, according to ICS8624 (HSTL clock buffer) Note.
8 resistors were placed at the CPU_SOCKET0 (CON-13) pins: A33,B34,D36,E37,E35,F36,C33 and D34.























GALILEO TECHNOLOGY - A MARVELL COMPANY

SIZE B	Board Name: EV64340_60BP	REV 2.1
-----------	--------------------------	------------

File Name: MV64340_60_POWER Notes	SHEET @HierPageNumber OF @HierPageTotal
--------------------------------------	---






H=2LA; V=2LA


OPTIONAL ARBITER (GT64360 only)

CPU EXTERNAL ARBITER





FROM ARBITER ----- TO/FROM CPU
----- FROM GT

When working with External arbiter enabled, move the following DPRs to position 2-3.



When working with GT's internal arbiter enabled it is a MUST to disassemble the following resistors.













GALILEO TECHNOLOGY - A MARVELL COMPANY

SIZE B File Name: CPU_ARBITER Notes REV 2.1


Board Name: EV64340_60BP

SHEET @HierPageNumber OF @HierPageTotal






Differential Amplifiers for the PCI auto-detect.



Differential AmplifierS for the VIOs conflict.




GALILEO TECHNOLOGY - A MARVELL COMPANY




SIZE	File Name: DIFFERENTIAL_AMPLIFIERS	REV
B	Notes	2.1

Board Name: EV64340_60BP

SHEET @HierPageNumber OF @HierPageTotal








GALILEO TECHNOLOGY - A MARVELL COMPANY


SIZE	File Name: PCI_0_FILTERING	REV
B	Notes	2.1

Board Name: EV64340_60BP


SHEET @HierPageNumber OF @HierPageTotal



ASSEMBLE AS CLOSE AS POSSIBLE TO CON20 (PCI0 SLOT 1).



ASSEMBLE AS CLOSE AS POSSIBLE TO CON17 (PCI0 SLOT 2).





CAPACITORS TO BE CONNECTED TO THE 5V VI/O AND 3.3V PINS
(AS CLOSE AS POSSIBLE AND NO MORE THEN 0.25")

GALILEO TECHNOLOGY - A MARVELL COMPANY


SIZE	File Name: PCI_1_FILTERING	REV
B	Notes	2.1

Board Name: EV64340_60BP

SHEET @HierPageNumber OF @HierPageTotal



Parallel Terminations.




Compensation capacitors for the VTT in each RNET.








GALILEO TECHNOLOGY - A MARVELL COMPANY

SIZE	File Name: DDR_TERMINATIONS	REV
B	Notes	2.1

Board Name: EV64340_60BP

SHEET @HierPageNumber OF 2HierPageTotal














GALILEO TECHNOLOGY - A MARVELL COMPANY

SIZE B Board Name: EV64340_60BP REV 2.1


File Name: 2_MPSC_CONNECTORS_UART Notes SHEET @HierPageNumber OF 2HierPageTotal




2.5V Board Supply.



1.8V Board Supply.




1.5V Board Supply.




GALILEO TECHNOLOGY - A MARVELL COMPANY

SIZE	Board Name: EV64340_60BP	REV
B		2.1


File Name: 2_5V_1_8V_1_5V_SUPPLY	SHEET @HierPageNumber OF @HierPageTotal
Notes	




ASSEMBLE AS CLOSE AS POSSIBLE TO U12 (MAIN PAL)




ASSEMBLE AS CLOSE AS POSSIBLE TO U38 (CPU ARBITER)
OPTIONAL ARBITER - THE FILTERING BY DEFAULT ARE NOT ASSEMBLED.




ASSEMBLE AS CLOSE AS POSSIBLE TO U9,U11,U16,U20,U25
(RESET CIRCUIT)




ASSEMBLE AS CLOSE AS POSSIBLE TO CON7 (DEVICE MODULE)




ASSEMBLE AS CLOSE AS POSSIBLE TO U13,U15 (LATCHES)




ASSEMBLE AS CLOSE AS POSSIBLE TO CON11 CON12
(DDR's DIMM CONNECTORS)




ASSEMBLE AS CLOSE AS POSSIBLE TO U17
(OPTIONAL PCI ARBITER)




ASSEMBLE AS CLOSE AS POSSIBLE TO U18
(PCI DETECTOR)




ASSEMBLE AS CLOSE AS POSSIBLE TO U9,U11,U16,U20,U25
(RESET CIRCUIT)




ASSEMBLE AS CLOSE AS POSSIBLE TO U9,U11,U16,U20,U25
(RESET CIRCUIT)







ASSEMBLE AS CLOSE AS POSSIBLE TO THE HSTL CLOCK BUFFER U-28
(THE FILTERING FOR THE AVDD IS SHOWN IN THE CLOCKS PAGE.)




ASSEMBLE AS CLOSE AS POSSIBLE TO THE HSTL CLOCK BUFFER U-28
(THE FILTERING FOR THE AVDD IS SHOWN IN THE CLOCKS PAGE.)



ASSEMBLE AS CLOSE AS POSSIBLE TO U24 (GT64340/60 POWER)



ASSEMBLE AS CLOSE AS POSSIBLE TO U13,U15 (LATCHES)




ASSEMBLE AS CLOSE AS POSSIBLE TO THE SSTL CLOCK BUFFER U-26
(THE FILTERING FOR THE AVDD IS SHOWN IN THE CLOCKS PAGE.)




PCI_1_FILTERING

GALILEO TECHNOLOGY - A MARVELL COMPANY

SIZE	File Name: FILTERING_CAPACITORS	REV
B	Notes	2.1





GALILEO TECHNOLOGY - A MARVELL COMPANY

SIZE	File Name: SSTL_VTT_SOCKET_0	REV
B	Notes	2.1

Board Name: EV64340_60BP

SHEET @HierPageNumber OF @HierPageTotal

