

SC SV Group - April 29 2002




DB-IBM750FX-S7 Schematic


Revision 1.0 29/04/2002


Table of Contents:

Page Number	Contents
2	Table of Contents
3	Block Diagram
4	SCHEMATIC:“TOP”
5	SCHEMATIC:“SOCKET_7_ADAPTOR”
6	SCHEMATIC:“CPU_IBM750FX”
7	SCHEMATIC:“MODULE_CONFIG”
8	SCHEMATIC:“FILTERING_CAPACITORS”
9	PCB: “TOP”
10	PCB: “BOTTOM”


DB-IBM750FX-S7








750FX PLL configuration
(see table on the right)



CPU internal Voltage selection (VccInt)



GT's multi GT selection:




Table 5-2. 750FX Microprocessor PLL Configuration

PLL_CFG [0:4]		Processor to Bus Frequency Ratio	Frequency Range Supported by VCO having an example range of VCO _{MIN} = 1000 to VCO _{MAX} = 2400MHz ⁶			
bin	dec		SYSCLK		Core	
			Min	Max	Min	Max
00000	0	OFF	N/A	N/A	Off	Off
00001	1	OFF	N/A	N/A	Off	Off
00010	2	PLL Bypass ³	N/A	N/A	N/A	N/A
00011	3	PLL Bypass ³	N/A	-	N/A	N/A
00100	4	2x ¹	-	-	-	-
00101	5	2.5x ¹	-	-	-	-
00110	6	3x ¹	-	-	-	-
00111	7	3.5x	143	150 ⁵	500	525
01000	8	4x	125	150 ⁵	500	600
01001	9	4.5x	111	150 ⁵	500	675
01010	10	5x	100	150 ⁵	500	750
01011	11	5.5x	91	150 ⁵	500	825
01100	12	6x	83	150 ⁵	500	900
01101	13	6.5x	77	150 ⁵	500	975
01110	14	7x	71	142	500	1000
01111	15	7.5x	66	133	500	1000
10000	16	8x	63	125	500	1000
10001	17	8.5x	59	118	500	1000
10010	18	9x	55	111	500	1000
10011	19	9.5x	52	105	500	1000
10100	20	10x	50	100	500	1000
10101	21	11x	45 ²	91	500	1000
10110	22	12x	41 ²	83	500	1000
10111	23	13x	38 ²	77	500	1000
11000	24	14x	35 ²	71	500	1000
11001	25	15x	33 ²	66	500	1000
11010	29	19x	26 ²	52	500	1000
11100	30	20x	25 ²	50	500	1000
11111	31	Off ⁴	N/A	N/A	N/A	N/A

Notes:

- The 2X-3X Processor to Bus Ratios are currently not supported.
- SYSCLK min is limited by the lowest frequency that manufacturing will support, see Table 6, "Clock AC Timing Specifications" on page 17 for valid SYSCLK and VCO frequencies.
- In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode operation. This mode is intended for factory use only. The AC timing specifications given in the document do not apply in PLL-bypass mode.
- In Clock - off mode, no clocking occurs inside the 750FX regardless of the SYSCLK input.
- The SYSCLK limit is 150MHz, as specified in Table 3-6 on page 10. Applications requiring SYSCLK over 150MHz will be investigated by application conditions.
- The VCO to core clock ratio is 2X for the 750FX. VCO_{MAX} is specified in this table by the maximum core processor speed. The VCO maximum of 2400MHz reflects a processor core speed of 1200MHz, which is not currently supported.





Table 5-1. 750FX Microprocessor PLL Range [0:1] Definitions

PLL_RNG[0:1]	PLL Frequency Range	Notes
10	below 500 MHz	1
00	500-750 MHz	
01	750-1200 MHz	1
11	Reserved	1


Note:

- Not supported for DD1.X. The range bits for DD1.X must be set to 00.


Bus voltage select:



GT's CPU interface bus mode:



CPU interface voltage select:




GALILEO TECHNOLOGY - A MARVELL COMPANY

SIZE	File Name: MODULE_CONFIG	REV
B	Notes	1.0

Board Name: DB-IBM750FX-S7

SHEET @HierPageNumber OF @HierPageTotal

CPU decoupling capacitors, place as close as possible to the CPU



GALILEO TECHNOLOGY - A MARVELL COMPANY

SIZE	File Name: FILTERING_CAPACITORS	REV
B	Notes	1.0
Board Name: DB-IBM750FX-S7		SHEET @HierPageNumber OF @HierPageTotal

