


EV-MPC7400-S1 Block Diagram



Notes:


1. The G4 support only up to 2MByte L2 backside cache but it has a reserved pin to support 4MByte L2 cache.
2. HRESET and SRESET are generated at the PLD on the EV-64240/60.
3. The test point will not include the L2 backside cache signals.
4. Two different regulators on the EV-64240/60 will generate the VccIO and VccInt.
5. VccInt = 1.8 volts determined by VrefInt.
6. VccIO = 3.3 or 2.5 volts depend on CPU type DC spec, determined by VrefIO.


Layout and routing instructions:

1. Use split power plane to connect VccInt from power supply to CPU.
2. Avoid routing traces across CPUPLL bus.
3. Keep PLL power supply filters near the MPC7400, use heavy and short traces from filter to pins.
4. Use short and equal-length traces from MPC7400 to SRAM address and data pins.
5. Rout SYNCIN → SYNCOUT path to equal longest cache address, data or control lines. This should be the CLOCKA and CLOCKB length too.
6. Surround MPC7400 with bypass capacitors to provide additional ground returns paths.
7. Insure COP pin numbering matches the schematics.
8. Place cache SRAMs within 3.5 cm of MPC7400 (center to center). Surround each component with bypass capacitors.
9. Use thick traces for power supply to L2 cache SRAMs.



Sheet Number:	Content:
1	Info page
2	Module - Top hierarchy.
3	MPC7400 - Top hierarchy.
4	MPC7400 - CPU interface.
5	MPC7400 - L2 cache interface.
6	Module configurations
7	Decoupling capacitors.
8	SLOT1 connector
9	L2 cache data SRAM
Rev Number 0.9	Preliminary release. Please make sure you have latest revision when referencing this schematic.
Rev Number 0.91	HP1 was added to support the Agilent (HP) Emulation and Analysis in conjunction with the test points on the EV-64260BP. Preliminary release. Please make sure you have latest revision when referencing this schematic.
Rev Number 0.92	schematics for production (after rename). Preliminary release. Please make sure you have latest revision when referencing this schematic.
Rev Number 1.0	Production release. Please make sure you have latest revision when referencing this schematic.
Rev Number 2.0	1. All YC199-J103JR were replaced with YCN15-103JR 2. COP_HRESET signal was connected to SLOT1 3. Fixed signal integrity on JTAG interface. 4. BVSEL can be connected to HRESET. 5. no-DRTRY support with DT11 6. CPU_TRST signal is tied to (HRESET & TRST) 7. Support 5-pin power supply configuration. Production release. Please make sure you have latest revision when referencing this schematic.

Galileo Technology			
Title EV-MPC7400/750-S1			
Size B	Document Number block_diagram	Rev 2.0	
Date: Monday, April 30, 2001	Sheet 1	of 9	





MPC7400 Portion 1 out of 2 L2 Interface




L2CLOCKA & B Should be of the same length (see CPU HW spec)

SYNCHIN Should be routed as the trace length to L2 cache memory clocks


CPU_HRST_n

MPC750 no-DRTRY mode selection




When the MPC750 is in no-DRTRY mode, data can not be canceled the cycle after it is acknowledged by the assertion of TA.

CPU bus mode selection




Address bus drive mode cause the G4 to drive the address bus whenever BG is asserted independent of whether G4 has a bus transaction to run or not.

CPU post power on reset internal test selection




A post power on reset internal memory test and initialization can be selected by tying CHK to HRESET, for normal operation tie CHK high.


Bus voltage select:




BVSEL	L2VSEL	CPU interface voltage	L2 interface voltage
0	0	1.8V	1.8V
0	1	1.8V	3.3V
0	HRESET	1.8V	2.5V
1	0	3.3V	3.3V
1	1	3.3V	3.3V
1	HRESET	3.3V	2.5V



Power supply voltage selection:



CPU power selection - configuration depends on CPU internal voltage




VccInt	R83	R82	R81	R80	R79
2.6V	Out	Out	In	In	In
2.05V	In	In	In	In	In
1.9V	In	In	In	Out	Out
1.8V	In	In	Out	In	Out
1.65V	In	Out	In	In	In


GT64240's internal arbiter selection:



GT64240's CPU interface voltage selection:




GT64240's multi GT selection



MULT_GT selection:
0 - multi GT disabled
1 - multi GT enabled

GT64240's CPU interface bus mode:




BUS_ID[1..0] selection:
00 - 60x bus
01 - MAX bus
10 - SysAdbus

MPC7400 Microprocessor PLL Configuration

PLL_CFG [0-3]	Bus-to-Core Multiplier	Core-to-VCO Multiplier	Bus 25 MHz	Bus 33.3 MHz	Bus 50 MHz	Bus 66.6 MHz	Bus 75 MHz	Bus 100 MHz	Bus 133 MHz	Bus 150 MHz
0100	2x	2x						200 (400)	266 (533)	300 (600)
0110	2.5x	2x					167 (375)	250 (500)	333 (666)	375 (750)
1000	3x	2x				200 (400)	225 (450)	300 (600)	400 (800)	450 (900)
1110	3.5x	2x			175 (350)	223 (446)	262 (525)	350 (700)		
1010	4x	2x			200 (400)	266 (533)	300 (600)	400 (800)		
0111	4.5x	2x			225 (450)	300 (600)	337 (675)	450 (900)		
1011	5x	2x			250 (500)	333 (666)	375 (750)			
1001	5.5x	2x			183 (366)	275 (550)	308 (616)	412 (824)		
1101	6x	2x			200 (400)	300 (600)	400 (800)	450 (900)		
0101	6.5x	2x			216 (433)	325 (650)	433 (866)			
0010	7x	2x	175 (350)	233 (466)	350 (700)					
0001	7.5x	2x	167 (375)	290 (580)	375 (750)					
1100	8x	2x	200 (400)	266 (533)	400 (800)					
0000	9x	2x		225 (450)	300 (600)					
0011	PLL off/bypass	PLL off, SYSCLK clocks core circuitry directly, fix bus-to-core implied								
1111	PLL off	PLL off, no core clocking occurs								

XPC750P Microprocessor PLL Configuration

PLL_CFG [0-3]	Bus-to-Core Multiplier	Core-to-VCO Multiplier	Bus 33.3 MHz	Bus 40 MHz	Bus 50 MHz	Bus 66.6 MHz	Bus 75 MHz	Bus 83.3 MHz	Bus 100 MHz
1000	3x	2x						250 (500)	300 (600)
1110	3.5x	2x					262 (525)	292 (584)	350 (700)
1010	4x	2x				266 (533)	300 (600)	333 (666)	400 (800)
0111	4.5x	2x				300 (600)	330 (660)	375 (750)	
1011	5x	2x			250 (500)	333 (666)	375 (750)		
1001	5.5x	2x				275 (550)	306 (612)	350 (700)	
1101	6x	2x				300 (600)	400 (800)		
0101	6.5x	2x			260 (520)	325 (650)			
0010	7x	2x			280 (560)	350 (700)			






PLL configuration:


Galileo Technology			
EV-MPC7400/750-S1			
Title	Document Number	Module config	Rev 2.0
Date: Monday, April 30, 2001	Sheet 5	of 9	

VccIO
VccInt
GND
3.3V

CPU decoupling capacitors, place as close as possible to the CPU





Galileo Technology			
Title			
EV-MPC7400/750-S1			
Size	Document Number	Power	Rev
B			2.0
Date:	Monday, April 30, 2001	Sheet	7 of 9



L2ZZ
L2WE_n
L2CE_n
L2CLKOUTA
L2CLKOUTB
L2ASPARE
L2ADDR[17..0]

L2DATA[0..63]
L2DP[0..7]





VccIO
GND
3.3V



Note:
The address signals are reordered to
better suit the layout.

Cache Sram devices options

- Micron T version - MT58L256L36PT (default)
- Micron S version - MT58L256L36PS
- MoSys - MC803256K36L
- IDT - IDT71V67603



Galileo Technology			
EV-MPC7400/750-S1			
Title	Document Number	Srams	Rev 2.0
Date:	Monday, April 30, 2001	Sheet 9 of 9	