












Sheet Number:	Content:
1	Info page
2	Module - Top hierarchy.
3	PLD - 60x bus optional external arbiter
4	IBM PPC750CX
5	Module configurations
6	Decoupling capacitors.
7	SLOT1 connector
Rev Number 0.9	Preliminary release. Please make sure you have latest revision when referencing this schematic.
Rev Number 0.91	After rename. Preliminary release. Please make sure you have latest revision when referencing this schematic.
Rev Number 2.0	change list: 1. New PLD device. 2. mechanical space for heat sink. Preliminary release. Please make sure you have latest revision when referencing this schematic.

Galileo Technology			
Title EV-IBM750CX-S1			
Size B	Document Number block_diagram		Rev 2.0
Date:	Monday, May 21, 2001	Sheet	1 of 7















PowerPC 750CX Microprocessor PLL Configuration

PLL_CFG (03)		Processor to Bus Frequency Ratio (7)	Frequency Range Supported by MCO having an example range of $VCO_{min} = 800$ to $VCO_{max} = 1200MHz^2$			
			SYSCLK		Core	
bin	dec		Min	Max	Min	Max
0000	0	2.0x	120	133 ³	300	333
0001	1	7.5x	40	80	300	600 ⁴
0010	2	7x	43	86		
0011	3	PLL Bypass ⁵	n/a	n/a	n/a	n/a
0100	4	2x	Note 1	Note 1	Note 1	Note 1
0101	5	8.5x	46	93	300	600 ⁴
0110	6	10x	31 ²	60	310	600 ⁴
0111	7	4.5x	66	133	300	600 ⁴
1000	8	3x	100	133 ⁵		
1001	9	5.5x	55	100		
1010	10	4x	75	150		
1011	11	5x	40	120		
1100	12	8x	37	75		
1101	13	6x	50	100		
1110	14	3.5x	85	172		
1111	15	Off ⁶	n/a	n/a	Off	Off

54



1. The ZK Processor to Bus Ratio is currently not supported.
2. SYSCLK min is limited by the lowest frequency that manufacturing will support, see section "Clock AC Specifications" on page 13 for valid SYSCLK and VCO frequencies.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1.1-mode operation. This mode is intended for factory use only. Note: The AC timing specifications given in this document do not apply in PLL-bypass mode.
4. In Clock - off mode, no clocking occurs inside the PowerPC 750CX regardless of the SYSCLK input.
5. The SYSCLK limit is 133 MHz, as specified in Table 6 on page 15. Applications requiring SYSCLK over 133 MHz will be investigated by application conditions.
6. VCO_{max} is specified in this table by the maximum core processor speed. The VCO maximum of 1200 MHz reflects a processor core speed of 600 MHz, which is not currently supported.



Galileo Technology			
Title EV-IBM750CX-S1			
Size B	Document Number	Module Configuration	Rev 2.0
Date	Tuesday, June 12, 2001	Sheet 5 of 7	

VccIO
VccInt
GND

CPU decoupling capacitors, place as close as possible to the CPU



Galileo Technology			
Title EV-IBM750CX-S1			
Size B	Document Number	Power	Rev 2.0
Date: Monday, May 21, 2001	Sheet 6 of 7		

