







Sheet Number:	Content:
1	Info page
2	Module - Top hierarchy.
3	2xMPC7450 - Top hierarchy
4	FPGA - CPU bus arbiter
5	CPU0 - core bus
6	CPU0 - L3
7	CPU1 - core bus
8	CPU1 - L3
9	CPU1 - Power supply
10	Module configuration setting
11	Power
12	SLOT1 Connector
Rev Number 0.1	Preliminary version. Please make sure you have latest revision when referencing this schematic.
Rev Number 0.2	Following changes from previous revision: 1. L3 cache was replaced to PBSRAM. 2. Additional decoupling capacitors. 3. No address support in the FPGA. Preliminary version. Please make sure you have latest revision when referencing this schematic.
Rev Number 0.9	After rename. Preliminary version. Please make sure you have latest revision when referencing this schematic.
Rev Number 1.0	Follwing changes from preffious revision: 1. TDI[1..3] must be connected to pull down (blue wire). 2. CPUx_L1_TSTCLK must be pulled low (blue wire). 3. DPR27 must be connected in position 2-3. 4. DPR25 must be connected in position 2-3. Please make sure you have latest revision when referencing this schematic.







4. For high speed operations, L3 interface address and control signals should be a "T" with minimal stubs to the maximum two loads; data and clock signals should be point to point to the sink load.

Diagram showing the connection for Pin 1. The pin is connected to VccIO, 3V, and GND.




MPC7450
2 OF 3
L3 Interface

MPC7450RX




- Micron T version - MT58L256L36PT (default)
- Micron S version - MT58L256L36PS
- MoSys - MC803256K36L
- IDT - IDT71V67603



Galileo Technology
EV-2xMPC7450-S1

Title			
EV-2xMPC7450-S1			
Size B	Document Number		Rev 1.0
	CPU0 L3 bus		
Date:	Thursday, May 24, 2001	Sheet	6 of 12



CPU1_L3VSEL



Following are some observations about the chip to SRAM interface.

1. The routing for the point to point signals L3_CLK(0:3), L3_DATA(0:63), L3_DATAP(0:7), and L3_ECHO_CLK(0:3)) to a particular SRAM must be delay matched.

2. For a 1MB L3, use address bits 0:16 (bit 0 is LSB).

3. No pull-up resistors are normally required for the L3 interface.

4. For high speed operations, L3 interface address and control signals should be a "T" with minimal stubs to the maximum two loads; data and clock signals should be point to point to their single load.


VccIO
3.3V
GND

U8B

MPC7450
2 OF 3
L3 Interface


CPU1_L3ADDR0	L18	L3ADDR0	AA19	CPU1_L3DATA0
CPU1_L3ADDR1	K22	L3ADDR1	AB20	CPU1_L3DATA1
CPU1_L3ADDR2	L16	L3ADDR2	U16	CPU1_L3DATA2
CPU1_L3ADDR3	K20	L3ADDR3	V19	CPU1_L3DATA3
CPU1_L3ADDR4	K18	L3ADDR4	AA30	CPU1_L3DATA4
CPU1_L3ADDR5	J22	L3ADDR5	AB21	CPU1_L3DATA5
CPU1_L3ADDR6	J20	L3ADDR6	AA21	CPU1_L3DATA6
CPU1_L3ADDR7	H22	L3ADDR7	V16	CPU1_L3DATA7
CPU1_L3ADDR8	J18	L3ADDR8	V29	CPU1_L3DATA8
CPU1_L3ADDR9	K16	L3ADDR9	U18	CPU1_L3DATA9
CPU1_L3ADDR10	H20	L3ADDR10	V22	CPU1_L3DATA10
CPU1_L3ADDR11	G22	L3ADDR11	R16	CPU1_L3DATA11
CPU1_L3ADDR12	F22	L3ADDR12	V20	CPU1_L3DATA12
CPU1_L3ADDR13	C20	L3ADDR13	V22	CPU1_L3DATA13
CPU1_L3ADDR14	H18	L3ADDR14	Y18	CPU1_L3DATA14
CPU1_L3ADDR15	E22	L3ADDR15	U20	CPU1_L3DATA15
CPU1_L3ADDR16	J16	L3ADDR16	N18	CPU1_L3DATA16
CPU1_L3ADDR17	F20	L3ADDR17	N20	CPU1_L3DATA17
CPU1_L3P0	AB19	L3P0	N22	CPU1_L3DATA18
CPU1_L3P1	AA22	L3P1	M16	CPU1_L3DATA19
CPU1_L3P2	P22	L3P2	M18	CPU1_L3DATA20
CPU1_L3P3	P16	L3P3	M20	CPU1_L3DATA21
CPU1_L3P4	C20	L3P4	M22	CPU1_L3DATA22
CPU1_L3P5	E16	L3P5	R18	CPU1_L3DATA23
CPU1_L3P6	A15	L3P6	T20	CPU1_L3DATA24
CPU1_L3P7	A12	L3P7	U22	CPU1_L3DATA25
CPU1_L3_CLK0	Y22	L3_CLK0	T22	CPU1_L3DATA26
CPU1_L3_CLK1	C17	L3_CLK1	R20	CPU1_L3DATA27
CPU1_L3_CE_N	L20	L3_CE_N	P18	CPU1_L3DATA28
CPU1_L3_WE_N	L22	L3_WE_N	R22	CPU1_L3DATA29
CPU1_L3_ECHO_CLK0_IN	V18	L3_ECHO_CLK0	M15	CPU1_L3DATA30
CPU1_L3_ECHO_CLK1_IN	P20	L3_ECHO_CLK1	G18	CPU1_L3DATA31
CPU1_L3_ECHO_CLK2_IN	E18	L3_ECHO_CLK2	D22	CPU1_L3DATA32
CPU1_L3_ECHO_CLK3_OUT	E14	L3_ECHO_CLK3	D22	CPU1_L3DATA33
CPU1_L3VSEL	A4	L3VSEL	H16	CPU1_L3DATA34
			C25	CPU1_L3DATA35
			F18	CPU1_L3DATA36
			D20	CPU1_L3DATA37
			B22	CPU1_L3DATA38
			G16	CPU1_L3DATA39
			A21	CPU1_L3DATA40
			G15	CPU1_L3DATA41
			E17	CPU1_L3DATA42
			A20	CPU1_L3DATA43
			C18	CPU1_L3DATA44
			A19	CPU1_L3DATA45
			A18	CPU1_L3DATA46
			G14	CPU1_L3DATA47
			E15	CPU1_L3DATA48
			C16	CPU1_L3DATA49
			A17	CPU1_L3DATA50
			G13	CPU1_L3DATA51
			C15	CPU1_L3DATA52
			G13	CPU1_L3DATA53
			C14	CPU1_L3DATA54
			A14	CPU1_L3DATA55
			E13	CPU1_L3DATA56
			C13	CPU1_L3DATA57
			G12	CPU1_L3DATA58
			A13	CPU1_L3DATA59
			E12	CPU1_L3DATA60
			C12	CPU1_L3DATA61
				CPU1_L3DATA62
				CPU1_L3DATA63

MPC7450RX



Cache Sram devices options

- Micron T version - MT58L256L36PT (default)
- Micron S version - MT58L256L36PS
- MoSys - MC803256K36L
- IDT - IDT71V67603



Galileo Technology
EV-2xMPC7450-S1


Title	Document Number	Rev
	CPU1_L3 bus	1.0
Date:	Thursday, May 24, 2001	Sheet 8 of 12



Galileo Technology			
Title		EV-2xMPC7450-S1	
Size B	Document Number		Rev 1.0
CPU1 Power supply			
Date:	Thursday, May 24, 2001	Sheet	9 of 12


CPU0_HRESET_N
CPU1_HRESET_N

CPU0 bus mode selection




Address bus drive mode cause the V'ger to drive the address bus whenever BG is asserted independent of whether V'ger has a bus transaction to run or not.

CPU1 bus mode selection




Address bus drive mode cause the V'ger to drive the address bus whenever BG is asserted independent of whether V'ger has a bus transaction to run or not.


CPU0 L3 Bus voltage select




CPU1 L3 Bus voltage select



CPU Bus voltage select




CPU0 PLL configuration:




CPU1 PLL configuration:




Power supply voltage selection:



GT64260's CPU interface voltage selection




GT64260's internal arbiter selection:




60x_InternalARB selection:
0 - internal arbiter disabled
1 - internal arbiter enabled

GT64260's CPU interface bus mode:



BUS_ID[1..0] selection:
00 - 60x bus
01 - MAX bus
10 - SysAdbus


GT64260's multi GT selection:





MULT_GT selection:
0 - multi GT disabled
1 - multi GT enabled

Galileo Technology			
EV-2xMPC7450-S1			
Size B	Document Number	Module config	Rev 1.0
Date:	Thursday, May 24, 2001	Sheet 10 of 12	


CPU0 decoupling capacitors, place as close as possible to the CPU0




CPU1 decoupling capacitors, place as close as possible to the CPU1




U17 decoupling capacitors, place as close as possible to U17




U18 decoupling capacitors, place as close as possible to U18



U19 decoupling capacitors, place as close as possible to U19



U20 decoupling capacitors, place as close as possible to U20





Galileo Technology			
EV-2xMPC7450-S1			
Size B	Document Number	Power	Rev 1.0
Date:	Thursday, May 24, 2001	Sheet 11 of 12	

DP[0..7]
AI[0..35]
TI[0..4]
TBST_N
DI[0..63]
TS_N
TA_N
GEL_N

CPU0_TDO
CPU1_TDO
ARTRY_N
TSIZ[0..2]
COP_HRESET_N
CPU0_DRDY_N
CPU1_DRDY_N

60X_InternalARB
VRefIO
MULTI_GT
CPUInterfaceVol
BUS_ID[1..0]
GT_DBG_N
GT_DBG_N
CPU1_HIT_N

CPU0 power selection



SLOT1 - CPU MODULES CONNECTOR

Layout Positioning

This Connector

For future use only

