Michel Gac

Originator:

Preliminary ABRIDGED APPROVAL FORM - Hercrom400G2C035 -

	Approval	Approval	Approval	Approval	Approval
Name	Michel Gac	Marc Couvrat	Gilles Mouze	Jose Lopez	Jean-Jacques Moureaud
Function	WW Wireless design manager	C.T.O WTCBU	Product engineer	QRA manager	Custom library manager
Date					
Signature					

HISTORY

Version	Date	Author	Approval managers	Approval date	Notes
Ver: 0.1	06/24/02	Rodolphe Servato	Michel Gac	06/24/02	1
Ver 0.2	07/24/02	Rodolphe Servato	Michel Gac	07/24/02	2

NOTES :

- *1.* Document creation from CAL000_A C035 v0.9.
- 2. Remove Memory interface timing table (I/O MIF supply voltage $1.90 \rightarrow 2.1$ V).



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change. UNDER NON DISCLOSURE AGREEMENT PAGE: 1/20

3.

a) General informations:

Parameter	Description			
	15226025			
Technology	1533C035			
Library	GS40			
F number	F751774			
Baseset	BF751774			
Packaging	Qualified	Package id	Substrate (EIS)	Application
U*BGA	No	GHH179		Prod
DSP ROM code	V3416			
BOOT ROM code	V0300			
ROM protection	Y			
Î. Î.				



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change. UNDER NON DISCLOSURE AGREEMENT PAGE: 2/20

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI seems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI-products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Not does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated.



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change. UNDER NON DISCLOSURE AGREEMENT PAGE: 3/20

b) DC Parameters:

Parameter	Description	Note	Min	Тур	Max	Unit
T _A	Operating temperature	Free air	-40	-	85	°C
VDDS-1	I/O Supply Voltage	Level_shifter	2.5	2.8	3	V
VDDS-2	I/O Supply Voltage	Level_shifter	2.5	2.8	3	V
VDDS-MIF	I/O MIF Supply Voltage	Level_shifter	1.65	2.8	3	V
VDDS-RTC	I/O RTC Supply Voltage	Level_shifter	1.35	2.8	3	V
VDDANG	Analog Supply Voltage		2.5	2.8	3	V
VDDPLL	DPLL Supply Voltage		1.35	1.5	1.65	V
VDD	Core logic Supply Voltage		1.35	1.5	1.65	V
VDD-RTC	RTC logic Supply Voltage		1.35	1.5	1.65	V
Vih	High-level input voltage	Level_shifter	0.7*VDDS ^[1]	-	VDDS+0.5	V
Vil	Low-level input voltage	Level_shifter	-0.5	-	0.3*VDDS	V
Voh	High-level output voltage	rated current	0.8*VDDS	-		V
Vol	Low-level output voltage	rated current			0.22*VDDS	V
Iol/Ioh	Rated output current	Level_shifter		-		
	Type1	Voh=VCC _{Min} ^[1]		-	1	mA
		$Vol = VCC_{Max}^{[1]}$			1	mA
	Type2	Voh=VCC _{Min} ^[1]		-	2	mA
		$Vol = VCC_{Max}^{[1]}$			2	mA
	Туре3	Voh=VCC _{Min} ^[1]		-	4	mA
		$\frac{Voh=VCC_{Min}^{[1]}}{Vol=VCC_{Max}^{[1]}}$			4	mA
Iil/Iih	Input leakage current		-1	-	1	uA
Iozl/Iozh	High-Z Output leakage current		-20	-	20	uA

[1] See list of Type1, Type2 and Type3 pins in annex.



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 4/20

c) AC Parameters:

Core Parameters

Parameter	Description	Note	Min	Тур	Max	Unit
ARM7 F _{cyc}	cycle frequency		0	-	52	MHz
C28L128 Fcycl	cycle frequency		0	-	104	MHz

Oscillator parameters

ſ	Parameter	Description	Note	Min	Тур	Max	Unit
ŀ	OSC32K	Oscillator input frequency	Sinus inp. [4] [5]		32.768		KHz

[4] http://www.asic.sc.ti.com/~adocs/gs40_aug01/docs/mls/oscillator/os11h1.htm

[5] nominal value according to crystal manufacturer with recommended value for external components

VTCXO general parameters

Parameter	Description	Note	Min	Тур	Max	Unit
CLKTCXO	Input frequency	[4]	13		26	MHz
	Input precision		-12		+12	ppm
	Input amplitude (AC)	[4]	0.5	1	2	V
	Input Impedance	Rin	20	30	65	KOhm
		Cin	6.45	5.85	5	pF

[4] http://www.asic.sc.ti.com/~adocs/gs40_aug01/docs/mls/analog/ck321.htm

VTCXO @13Mhz paramters

Parameter	Description	Note	Min	Тур	Max	Unit
CLKTCXO	Duty cycle		45	50	55	%
	Jitter	1V amplitude			300	Ps

[4] http://www.asic.sc.ti.com/~adocs/gs40_aug01/docs/mls/analog/ck321.htm

VTCXO @26Mhz paramters

Parameter	Description	Note	Min	Тур	Max	Unit
CLKTCXO	Duty cycle		40	50	60	%
	Jitter	1V amplitude			300	Ps

[4] http://www.asic.sc.ti.com/~adocs/gs40_aug01/docs/mls/analog/ck321.htm



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 5/20

32KHz quartz connection


For Details refers to Document:

- 32KHz oscillator PCB recommendation and layout guidelines.
- APN0 (Calypso/Iota/Clara System Application Note)




PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change. UNDER NON DISCLOSURE AGREEMENT PAGE: 6/20

Read access timing





PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change. UNDER NON DISCLOSURE AGREEMENT PAGE: 7/20





PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change. UNDER NON DISCLOSURE AGREEMENT PAGE: 8/20

Memory interface timing table (I/O MIF supply voltage 2.5 -> 3 V)

Name	Function	Min	Max
tcyc	MCU input frequency	-	19.23 ns (52.0 Mhz)
Ν	Number of wait state	0	31

Name	Function	Min (ns)	Max (ns)
tcsv	Chip Select valid	tcyc	$(N+1) \times tcyc$
tda	nCS \ to Address valid	-	5.9
tha	Address hold from nCS /	0	-
tdbe	NBHE, nBLE \ to nCS \	-	0.2
tdoe	nOE \ to nCS \	-	0.5
tsu	Input data setup to nCS /	4.6	-
tho	Input data hold from nCS /	0	-
tsrw	nCS \ to RnW \	$\frac{tcyc}{2} - tdrw$	-
tdrw	RnW / to nCS /	0.9	2.1
tdso	nCS \ to output data valid	-	(tsrw+7)
thd	Output data hold from RnW /	0.7	-

Note: all timings computed for an external capacitance load of 20pF.

For larger load capacitance CL then compute timings from table,

 $T_{CL} = T_{20pF} + \hat{0}.08nS/pF * (CL - 20pF)$ with CL Max= 50pF



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 9/20

Memory interface timing table (I/O MIF supply voltage 1.65 -> 1.95 V)*:

Name	Function	Min	Max
tcyc	MCU input frequency	-	19.23 ns (52.0 Mhz)
tclk	Internal Mclk \ to nCS /	-	11
Ν	Number of wait state	0	31

Name	Function	Min (ns)	Max (ns)
tcsv	Chip Select valid	tcyc	$(N+1) \times tcyc$
tda	nCS \ to Address valid	-	3.4
tha	Address hold from nCS /	0.5	-
tdbe	nBHE, nBLE \ to nCS \	-	0.2
tdoe	nOE \ to nCS \	-	0.3
tsu	Input data setup to nCS /	4.5	-
tho	Input data hold from nCS /	0	-
tsrw	nCS \ to RnW \	$\frac{tcyc}{2} - tdrw$	-
tdrw	RnW / to nCS /	0.9	2.3
tdso	nCS \ to output data valid	-	(tsrw+7)
thd	Output data hold from RnW /	0.2	-

Note: all timings computed for an external capacitance load of 20pF.

For larger load capacitance CL then compute timings from table,

 $T_{CL} = T_{20pF} + 0.08nS/pF * (CL - 20pF)$ with CL Max= 30pF

*For using 1.65V external memory on CALYPSO with IOTA ABB see CAL000.doc for connection with IOTA $% \mathcal{A}$

NOTE: nCS4 can't be use with this supply voltage



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 10/20

External memory access time vs MCU clock (examples)

The formula for to calculate access time is in our case:

$$(tcsv - tsu - tda) = Tacc$$
 $(N+1) \times tcyc - tsu - tda = Tacc$


So the results for following example values are:


2.5V ->3V		->3V	1.9V -> 2.1V		1.65V ->1.9V	
MCU Clock	Tacc 0 ws	Tacc 1 ws	Tacc 0 ws	Tacc 1 ws	Tacc 0 ws	Tacc 1 ws
(Mhz)	(ns)	(ns)	(ns)	(ns)	(ns)	(ns)
6.5	145.9462	299.7923	144.5462	298.3923	143.3462	297.1923
13	69.02308	145.9462	67.62308	144.5462	66.42308	143.3462
19.5	43.38205	94.6641	41.98205	93.2641	40.78205	92.0641
26	30.56154	69.02308	29.16154	67.62308	27.96154	66.42308
32.5	22.86923	53.63846	21.46923	52.23846	20.26923	51.03846
39	17.74103	43.38205	16.34103	41.98205	15.14103	40.78205
45.5	14.07802	36.05604	12.67802	34.65604	11.47802	33.45604
52	11.33077	30.56154	9.930769	29.16154	8.730769	27.96154



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change. UNDER NON DISCLOSURE AGREEMENT PAGE: 11/20

Serial port transmit timing





SPI timing table

Parameter	Min	Max	Unit
T : cDSP clock period	10.99		Ns
Tw(VCLKRX) Pulse duration, serial port clock	3T		Ns
Tc(VCLKRX) Cycle time, serial port clock	6T		Ns
Td (DX) Delay time, Data valid after VCLKRX rising		25	Ns
Th(DX) Hold time, Data valid after VCLKRX rising	-5		Ns
Td(VFSRX) Delay time, VFSRX after VCLKRX rising edge		T+5	Ns
Th(VFSRX) Hold time, VFSRX after VCLKRX falling edge	10		Ns
Th(VFSRX)H hold time, VFSRX after VCLKRX rising edge		T+5	ns
Ts (DR) Setup, Data valid after VCLKRX rising	15		ns
Th(DR) Hold time, Data valid after VCLKRX rising	10		Ns
Tsu(VFSRX) Setup time, VFSRX before VCLKRX falling edge	15		Ns




PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 12/20

ARM Serial port



ARM Serial port timing table

Parameter	Min	Max	Unit
Tw(CLK13M_OUT) Pulse duration, serial port clock	38		Ns
Tc(CLK13M_OUT) Cycle time, serial port clock	77		Ns
Td(MCUDO) Delay time, Data valid after CLK falling		8.2	Ns
Th(MCUDO) Hold time, Data valid after CLK falling	0		Ns
Td(MCUEN) Delay time, EN after CLK rising edge		7.5	Ns
Th(MCUEN) Hold time, EN after CLK rising edge	0		Ns
Ts(MCUDI) Setup, Data valid before CLK rising	7.5		Ns
Th(MCUDI) Hold time, Data valid after CLK rising	2.5		Ns




PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.


UNDER NON DISCLOSURE AGREEMENT

PAGE: 13/20

MICROWIRE port receive timing



MICROWIRE port transmit timing



MICROWIRE port timing table

Parameter	Min	Max	Unit
Tw(SCLK) Pulse duration, serial port clock	154	*	Ns
Tc(SCLK) Cycle time, serial port clock	308	*	Ns
Td(SDO) Delay time, Data valid after CLK rising		10	Ns
Th(SDO) Hold time, Data valid after CLK rising	0		Ns
Tw(nSCSx) Pulse duration, EN port	154		Ns
Td(nSCSx) Delay time, EN after CLK rising edge		10	Ns
Ts(SDI) Setup, Data valid before CLK falling	15		Ns
Th(SDI) Hold time, Data valid after CLK falling	15		Ns
Ts(nSCSx) setup time, EN before CLK falling edge	10		Ns
Th(nSCSx) Hold time, EN after CLK falling edge	10		Ns

*depending on peripheral Register programmation





PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 14/20

Base Band Interface port receive timing





Base Band Interface port timing table

Parameter	Min	Max	Unit
Tw(BCLKR) Pulse duration, serial port clock	38	*	Ns
Tc(BCLKR) Cycle time, serial port clock	77	*	Ns
Tc(CLK_13M_OUT) Cycle time	77		Ns
Td(CLK_13M_OUT) Delay time		5.0	Ns
Thh(CLK_13M_OUT) Delay time**		3.2	Ns
** CLK_13M_OUT after BCLKR_INT			
Ts(BDR) Setup, Data valid before CLK falling	15		Ns
Th(BDR) Hold time, Data valid after CLK falling	8		Ns
Ts(BFSR) setup time, EN before CLK falling edge	10		Ns
Th(BFSR) Hold time, EN after CLK falling edge	8		Ns
Tw(BCLKX) Pulse duration, serial port clock	38	*	Ns
Tc(BCLKX) Cycle time, serial port clock	77	*	Ns
Td (BDX) Delay time, Data valid after CLK rising		12	Ns
Th(BDX) Hold time, Data valid after CLK rising	0		Ns
Td(BFSX) Delay time, EN after CLK rising edge		10	Ns
Tw(BFSX) Pulse duration, EN port	38		Ns
*depending on peripheral Register programmation			




PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 15/20

TPU serial port



TPU serial port timing table

Parameter	Min	Max	Unit
Tw(TSPCLKX) Pulse duration, serial port clock	77	*	Ns
Tc(TSPCLKX) Cycle time, serial port clock	154	*	Ns
Tdhh(CLK) Delay time, TSPCLKX rising after CLK_13M_OUT rising		0.9	Ns
Td (TSPDO) Delay time, Data valid after CLK rising		10	Ns
Th(TSPDO) Hold time, Data valid after CLK rising	0		Ns
Ts (TSPDI) Setup, Data valid before CLK falling	15		Ns
Th(TSPDI) Hold time, Data valid after CLK falling	15		Ns
Td(TSPEN) Delay time, EN after CLK falling edge		10	Ns
Th(TSPEN) Hold time, EN after CLK falling edge	0		Ns


*depending on peripheral Register programmation



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 16/20



MCSI port timing table

Parameter	Min	Max	Unit
Tw(MCSI_CLK) Pulse duration, serial port clock	77	*	Ns
Tc(MCSI_CLK) Cycle time, serial port clock	154	*	Ns
Td (MCSI_TXD) Delay time, Data valid after CLK rising		10	Ns
Th(MCSI_TXD) Hold time, Data valid after CLK rising	0		Ns
Td(MCSI_FSYNCH) Delay time, EN after CLK rising edge		10	Ns
Tw(MCSI_FSYNCH) Pulse duration, EN port	77		Ns
Ts (MCSI_RXD) Setup, Data valid before CLK falling	15		Ns
Th(MCSI_RXD) Hold time, Data valid after CLK falling	15		Ns
Ts(MCSI_FSYNCH) setup time, EN before CLK falling edge	10		Ns
Th(MCSI_FSYNCH) Hold time, EN after CLK falling edge	10		Ns

*depending on peripheral Register programmation




PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 17/20

JTAG interface



Parameter	Min	Max	Unit
Tcl(TCK) TCK low period	50		Ns
Tch(TCK) TCK high period	50		Ns
Ts(TMS) Setup time TMS	15		Ns
Th(TMS) Hold time TMS	15		Ns
Ts(TDI) Setup time TMS	15		Ns
Th(TDI) Hold time TMS	15		Ns
Td(TDO) Delay time valid TDO		25	Ns
Th(TDO) Hold time TDO	0		Ns




PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 18/20

Interrupt



Parameter	Min	Max	Unit
TI(IRQ) Pulse duration in functional mode	77		Ns



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 19/20

ANNEXE 1

Level shifter Type 1 : OUO231 Level shifter Type 2 : OUI431, OUK 431, OUO431 Level shifter Type 3 : OUI831, OUK831



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

UNDER NON DISCLOSURE AGREEMENT

PAGE: 20/20