

TRF6151 RITA Quadruple band GSM Single chip Transceiver

Specification

RIT000

Vers 3.2

File: RITA Specification.pdf

Department: WTBU Chipset 2G - 2.5G

	Originator	Approval	Quality
Name	Pascal AUDINOT Jerome DEMAY	Marc COUVRAT Gianni PUCCIO Regis GAILLARD	
Date	5/19/03		
Signature			



HISTORY

Version	Date	Author	Notes
Vers 1.0	12/20/01	Estelle PROUX Francois BELIN Angel EZQUERRA Jerome DEMAY	First version
Vers 2.0	03/28/02	Estelle PROUX Francois BELIN Angel EZQUERRA Jerome DEMAY	Second version
Vers 2.1	04/04/02	Jerome DEMAY	Third version
Vers 2.2	05/02/02	Francois BELIN Jerome DEMAY	Fourth version
Vers 2.3	05/30/02	Jerome DEMAY	Fifth version
Vers 3.0	12/03/02	Estelle PROUX Jerome DEMAY	Sixth version
Vers 3.1	03/08/03	Estelle NGUYEN Jerome DEMAY	Seventh version
Vers 3.2	05/15/03	Jerome DEMAY	Seventh version

NOTES :

- 1.0 Creation
- 2.0 Update following Designers' inputs – PA controller specification added
- 2.1 VCC pin swap
- 2.2 P.A.U.C. specification added
- 2.3 Current consumption table updated
- 3.0 Global Input 1dB blocking compression point table added
Update of serial interface
P.A.U.C. specification removed
- 3.1 Interferer detection system is a provision and removed from the general specification
Gain GRF_MID and GAIN_MID1 are dedicated to interferer detection system.
Gain G1 is now GRF_HIGH; Gain G3 is now GRF_LOW
VCXO current consumption requirement updated
Current consumption in RX mode and TX mode updated
- 3.2 Typical values added



TABLE OF CONTENT

Introduction.....	5
References.....	7
Chipset block diagram.....	8
Application Board Functional Block Diagram	9
Terminal diagram.....	10
Pins description.....	11
Package characteristics	13
Absolute Maximum Ratings.....	15
Recommended Operating Conditions	15
Electrical Characteristics.....	16
Current Consumption.....	16
OFF mode	16
Receive mode	16
Transmit mode	16
RX ON	17
TX ON.....	18
Voltage regulation.....	19
Band gap.....	19
Regulator R1	19
Regulator R2	20
Regulator R3	21
Regulators power domains	22
Temperature sensor.....	23
Synthesizer.....	23
Crystal and External Varactor network	23
Reference clock input	24
VCXO buffer output (XOUT pin)	24
Main synthesizer in RX mode for GSM 850 and E-GSM 900	25
Main synthesizer in RX mode for DCS 1800 and PCS 1900	26
Main synthesizer in TX mode for GSM 850 and E-GSM 900	27
Main synthesizer in TX mode for DCS 1800 and PCS 1900	28
Synthesizer Power up / down time	28
Transmitter.....	29
Transmitter inputs.....	29
Low Band Output.....	29
Low Band Output (continued)	30
High Band Output.....	31
High Band Output (continued).....	32
Modulated output spectrum.....	33
Spurious emissions	34
Power Amplifier Controller.....	35
Low pass filter for DAC signal (1 st order).....	35
Sense amplifier.....	35
Integrator	35
Current generators.....	35
Home position voltage	35
Power up/down time	36
Receiver.....	39
Global performances.....	39

Global performances (continued)	40
Global performances (continued)	41
Low band GSM850-GSM900 LNA (LNAGSM) + IQ demodulator (MIXGSM)	43
DCS LNA (LNADCS) + IQ demodulator(MIXDCS)	44
PCS LNA (LNAPCS) + IQ demodulator (MIXPCS).....	45
Post IQ demodulator low pass filter	46
Base band amplifier (VGA).....	46
Global characteristics.....	46
VGA filters	48
DC offset compensation system.....	48
Receiver Power up / down time	49
Serial data interface description.....	50
Serial interface timing	50
Serial interface programming	51
Serial word format.....	51
Registers table	51
REG_RX register	52
REG_PLL register.....	53
REG_PWR register.....	54
REG_CFG register	55
Annex 1: PLL_mode	56
Annex 2: Front End measurement schematic.....	60
Annex 3: TRF6151 receiver configurations	61
Annex 4: TRF6151 filters	63
Annex 5: Reference clock connection.....	66
Annex 6: Test procedure for RX lock time	67
Test #1: locking time from “OFF” to “RX” state.....	67
Test #2: locking time from “RX GSM” to “RX DCS” state	68
Annex 7 - INTERFERER DETECTION SYSTEM (PROVISION).....	69
Interferer detection principle	69
Prerequisites for using interferer detection system:.....	69
Interferer detection block diagram.....	69
Interferer detection process	69
Interferer detection system specification:.....	70
Specification related to GRF_MID gain:	71
Global performances.....	71
Low band GSM850-GSM900 LNA (LNAGSM) + IQ demodulator (MIXGSM)	72
DCS LNA (LNADCS) + IQ demodulator(MIXDCS)	72
PCS LNA (LNAPCS) + IQ demodulator (MIXPCS).....	73
Useful bits for interferer detection control:	74
Within REG_RX register:	74
Within REG_PWR register:	74

INTRODUCTION

The TRF6151 is a quadruple band transceiver IC suitable for GSM 850, GSM 900, DCS 1800 and PCS 1900 GPRS class 12 applications. The chip integrates the receiver based on direct conversion architecture, the transmitter based on the modulation loop architecture, the frequency synthesis including a 26MHz VCXO, a MAIN N-integer synthesizer, 2 MAIN VCOs, a programmable MAIN loop filter, 2 TX VCOs, a TX loop filter, the voltage regulators to supply on chip and off chip RF functions and a power amplifier controller.

Few external components are required for a “quad band” application as a power amplifier and a front-end module.

It is housed in a 48 pins 7x7mm - 0.5mm pitch QFN package.

The TRF6151 transceiver is part of TI GSM chipset. It is compatible with Iota (TWL3014) and Syren (TWL3016) ABB chips and with Calypso, Calypso20G2, Calypso-plus and Perseus2 DBB chips.

The chip combines the following functions:

1. Transmit section:

- an offset PLL with post IQ modulator and post offset mixer filters fully integrated on chip
- two TX VCOs fully integrated on chip
- a TX loop filter fully integrated on chip
- a divider by 4 for the LO generation in GSM900 and GSM850
- a divider by 2 for the LO generation in DCS1800 and PCS1900
- a programmable M divider for the IF generation
- a power amplifier controller including all the functions required to design a power sensing control loop except the sensing diodes



2. Receive section:

- a GSM900/GSM850 LNA (LNAGSM) with switchable gain
- a DCS1800 LNA (LNADCS) with switchable gain
- a PCS1900 LNA (LNAPCS) with switchable gain
- three quadrature demodulators for GSM900/GSM850 (MIXGSM), DCS1800 (MIXDCS) and PCS1900 (MIXPCS) bands with switchable gain
- two base-band amplifiers with digitally programmable gain
- two fully integrated base-band channel filters.
- two DC offset compensation systems
- a divider by 4 for the LO generation in GSM900 and GSM850 in order to minimize the DC offset generated by self mixing and the LO re-radiation
- a divider by 2 for the LO generation in DCS1800 and PCS1900 in order to minimize the DC offset generated by self-mixing and the LO re-radiation.




Figure 1 - Receiver block diagram

3. Common to both sections:

- a 26MHz VCXO with external varactor and crystal
- a 26 MHz buffer to drive the DBB
- two MAIN VCOs fully integrated on chip
- a MAIN N-integer synthesizer
- a programmable MAIN loop filter fully integrated on chip
- 3 voltage regulators to supply internal functions and external RF components
- a digital serial interface

REFERENCES

[1] 3GPP TS05.05 version 8.10

“Digital cellular telecommunications system (phase 2+); Radio transmission and reception “

[2] 3GPP TS51.010-1 version 4.4.0

“Digital cellular telecommunications system (phase 2+); MS conformance specification “

[3] TWL3014 v1.2 specification (Iota) – Internal document – Texas Instruments

[4] Time serial port specification – HYP004 v1.0 – Internal document – Texas instruments



CHIPSET BLOCK DIAGRAM

TI chipset = HERC-Rxx + TWL3014 / TWL3016 + TRF6151




Figure 2 - Chipset block diagram

APPLICATION BOARD FUNCTIONAL BLOCK DIAGRAM




Figure 3 - TRF6151 block diagram

TERMINAL DIAGRAM




Figure 4 - TRF6151 terminal diagram (top view)

PINS DESCRIPTION

PIN NAME	PIN#	I/O	DESCRIPTION
XSEL	1	I	Xtal select external or internal
XEN	2	I	Xtal enable (VCXO and buffer supply)
RESETZ	3	I	Serial interface reset input
VCC1	4	VCC	PLL supply voltage
DATA	5	I	Serial interface data input
VCC2	6	VCC	PLL supply voltage
CLK	7	I	Serial interface clock input
VCC3	8	VCC	PLL supply voltage
STROBE	9	I	Serial interface strobe input
VCC4	10	VCC	MAIN VCO2 supply voltage (2.0Volts internally generated)
VCC5	11	VCC	VCO DIVIDER supply voltage
VCC6	12	VCC	MAIN VCO1 supply voltage (2.0Volts internally generated)
SIOUT_TST	13	O	Serial interface output multiplexed with PLL test
RTEMP_VTEST	14	O	Temperature sensor output and VCO test
LNAPCSP	15	I	RX PCS LNA input (+)
LNAPCSN	16	I	RX PCS LNA input (-)
VCC7	17	VCC	RX LNA supply voltage
LNADCSP	18	I	RX DCS LNA input
LNADCSN	19	I	RX DCS LNA input
VBG	20	O	Bandgap voltage output
LNAGSMP	21	I	RX GSM LNA input (+)
LNAGSMN	22	I	RX GSM LNA input (-)
VREG3	23	O	Regulator 3 output dedicated to VCC8, VCC10
VBAT2	24	I	Regulator 3 battery voltage supply
DET	25	I	PA controller DETECT input
Not used	26	-	Not used
APC	27	O	PA controller output
DAC	28	I	PA controller APC input
HBTXOUT	29	O	TX DCS/PCS output
VCC8	30	VCC	TX VCO buffer supply voltage (2.7V)
LBTXOUT	31	O	TX GSM900 / GSM850 output
VCC9	32	VCC	TX HB VCO core supply voltage (2.4V internally generated)
VCC10	33	VCC	TX VCO and RX mixer supply voltage
TSTVCO1	34	-	Not used
TSTVCO2	35	-	Not used
VCC11	36	VCC	TX LB VCO core supply voltage (2.4V internally generated)
VCC12	37	VCC	IQ modulator supply voltage and RX VGA supply voltage (2.7V)
IN	38	I/O	In phase baseband I/O (-)
IP	39	I/O	In phase baseband I/O (+)
QP	40	I/O	Quadrature phase baseband I/O (+)
QN	41	I/O	Quadrature phase baseband I/O (-)
VCC13	42	VCC	TX charge pump supply voltage (2.7V)
VREG1	43	O	Regulator 1 output dedicated to VCC7, VCC12, VCC13
VBAT1	44	I	Regulator 1 and regulator 2 battery voltage supply



VREG2	45	O	Regulator 2 output dedicated to VCC1, VCC2, VCC3, VCC5
VRIO	46	VCC	Serial interface supply voltage
XOUT	47	O	Xtal buffer output
XIN	48	I	Xtal input



PACKAGE CHARACTERISTICS

48 pins QFN 7x7mm – 0.5mm pitch




Figure 5 - Component Dimensions

BODY SIZE = 7.0 x 7.0mm, THICKNESS = 0.9mm

SYMBOL	Package Dimensions with Tolerance		
	MIN.	NOM.	MAX.
A	-	0.85	0.90
A1	0	0.02	0.05
D	6.85	7.00	7.15
D2	5.00	5.15	5.25
E	6.85	7.00	7.15
E2	5.00	5.15	5.25
L	0.30	0.40	0.50
b	0.18	0.23	0.30
e	-	0.50 BSC	-

All dimensions in Millimeters




Figure 6 - PCB Land Pattern Dimensions

SYMBOL	Board Land Pattern Dimensions					
	Zmax	Amax	Gmin	Xmax	Yref	D2 _{TH}
	7.36	5.78	5.98	0.28	0.69	5.68

All dimensions in Millimeters

Note: Xmax dimension reduced to avoid solder bridging



TBD**Figure 7 - Thermal Pad Stencil Design**

More information on Package Characteristics is available on:

http://www1.itg.ti.com/msp_packaging/docs/qfn/qfn_home.htm, “Available QFN Package Information”



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings Over Operating Free-Air Temperature Range (Unless Otherwise Noted)

Chip supply voltage range: VBAT	-0.3 V to 5.5 V
Input voltage to any other pin:	tbd V
Power dissipation, Ta = 25 °C, 48 Pin QFN 7x7mm - 0.5mm pitch	tbd mW
Storage temperature range	-65 to +150 °C
ESD integrity ¹	tbd HBM

RECOMMENDED OPERATING CONDITIONS

	MIN	TYP	MAX	UNIT
VRIO Supply voltage	2.7	2.8	2.9	V
VIH High level input voltage	0.8*VRIO			V
VIL Low level input voltage			0.22 x VRIO	V
VOH High level output voltage	0.7*VRIO		VRIO+0.5	
VOL Low level output voltage	-0.5		0.3*VRIO	
Vcc Supply voltage	2.7	2.8	2.9	V
VBAT Supply voltage	3.0 ²	3.6	5.5	V
Ta Operating Temperature range	-25		+85	°C

¹ Sensitive RF pins (LNA inputs, TXVCO outputs) are not protected against voltage stress higher than 300 V HBM (tbc).

² 3.0 V corresponds to VBATMIN ==> When MS is emitting at full power, the battery voltage must never be under 3.0 V at Rita regulators inputs



ELECTRICAL CHARACTERISTICS

Typical: $V_{CC} = 2.8\text{ V}$, $T_a = +25^\circ\text{C}$

Min. and Max.: $T_a = -25^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{BAT} = 3.0\text{ V}$ to 5.5 V and over Process

CURRENT CONSUMPTION³

Typical: $V_{CC} = 2.8\text{ V}$, $T_a = +25^\circ\text{C}$

Power mode	Test conditions	Band	Typical operating current
------------	-----------------	------	---------------------------

OFF mode

ALL OFF	All functional blocks powered OFF	-	5 μA
ALL OFF except BG	Band gap ON and all others functional blocks powered OFF	-	80 μA
ALL OFF except BG and Regulators	Band gap and Regulators ON and all others functional blocks powered OFF	-	0.6 mA

Receive mode

RX synthesizer ON	Main PLL is locking	GSM850 / GSM900	39.3 mA
		DCS1800 / PCS1900	41.6 mA
RX synthesizer ON + DC offset calibration running	Main PLL and RX calibration process are ON	GSM850 / GSM900	54.5 mA
		DCS1800 / PCS1900	56.8 mA
RX ON in High gain	Main PLL, LO generation, LNA, IQ demodulator and Baseband strip are ON	GSM850 / GSM900	62.4 mA
		DCS1800 / PCS1900	64.7 mA
RX ON in Low gain	Main PLL, LO generation, LNA, IQ demodulator and Baseband strip are ON	GSM850 / GSM900	63.7 mA
		DCS1800 / PCS1900	66.0 mA

Transmit mode

TX ON	Main PLL and Offset PLL, LO/IF generation, IQ modulator and PA controller are ON	GSM850 / GSM900	111.8 mA
		DCS1800 / PCS1900	103.0 mA

³ VCXO (supplied by an external voltage source) typical current consumption is 2.7 mA



Typical: Vcc = 2.8 V, Ta = +25°C

Module	VCC line	Band	Typical operating current in High gain	Typical operating current in Low gain
--------	----------	------	--	---------------------------------------

RX ON

LNA	VCC7 (Reg R1)	All Bands	7.9 mA	9.3 mA
Baseband strip	VCC12 (Reg R1)	All Bands	7.2 mA	7.2 mA
Main Counters A, B	VCC1 (Reg R2)	All bands	2.1 mA	2.1 mA
Main Prescaler + Main CP + Main PFD	VCC2 (Reg R2)	All Bands	5.7 mA	5.7 mA
Main loop filter	VCC3 (Reg R2)	All Bands	0.5 mA	0.5 mA
Main VCO + LO generation	VCC5 (Reg R2)	GSM850 / GSM900	30.8 mA	30.8 mA
		DCS1800 / PCS1900	33.1 mA	33.1 mA
IQ demodulator	VCC8 (Reg R3)	All Bands	7.6 mA	7.5 mA
Voltage regulator R1	VREG1	All Bands	15.1 mA	16.5 mA
Voltage regulator R2	VREG2	GSM850 / GSM900	39.1 mA	39.1 mA
		DCS1800 / PCS1900	41.4 mA	41.4 mA
Voltage regulator R3	VREG3	All Bands	7.6 mA	7.5 mA
VBAT1	Reg R1 + Reg R2	GSM850 / GSM900	54.6 mA	56.0 mA
		DCS1800 / PCS1900	56.9 mA	58.3 mA
VBAT2	Reg R3	All Bands	7.8 mA	7.7 mA
Total RX current consumption	-	GSM850 / GSM900	62.4 mA	63.7 mA
		DCS1800 / PCS1900	64.7 mA	66.0 mA



Typical: Vcc = 2.8 V, Ta = +25°C

Module	VCC line	Band	Typical operating current
--------	----------	------	---------------------------

TX ON

Offset mixer, post offset mixer LPF and PA controller	VCC7 (Reg R1)	All Bands	13.0 mA
IQ modulator + post IQ modulator low pass filter	VCC12 (Reg R1)	All Bands	8.7 mA
TX Charge pump	VCC13 (Reg R1)	All Bands	0.5 mA
Main Counters A, B	VCC1 (Reg R2)	All Bands	2.1 mA
Main Prescaler + Main charge pump + Main phase frequency detector	VCC2 (Reg R2)	All Bands	5.5 mA
Main loop filter	VCC3 (Reg R2)	All Bands	0.5 mA
LO generation (L divider, M divider) + Main VCO regulator input	VCC5 (Reg R2)	All Bands	38.1 mA
TX VCO buffer	VCC8 (Reg R3)	GSM850 / GSM900	20.6 mA
		DCS1800 / PCS1900	15.8 mA
TX VCO + Offset mixer buffer	VCC10 (Reg R3)	GSM850 / GSM900	23.4 mA
		DCS1800 / PCS1900	18.4 mA
Voltage regulator R1	VREG1	All Bands	22.2 mA
Voltage regulator R2	VREG2	All Bands	46.2 mA
Voltage regulator R3	VREG3	GSM850 / GSM900	42.6 mA
		DCS1800 / PCS1900	33.8 mA
VBAT1	Reg R1 + Reg R2	All Bands	68.9 mA
VBAT2	Reg R3	GSM850 / GSM900	42.9 mA
		DCS1800 / PCS1900	34.1 mA
Total TX current consumption	-	GSM850 / GSM900	111.8 mA
		DCS1800 / PCS1900	103.0 mA



Typical: $V_{cc} = 2.8\text{ V}$, $T_a = +25^\circ\text{C}$ - Min. and Max.: $T_a = -25^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{BAT} = 3.0\text{ V}$ to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

VOLTAGE REGULATION

$C_{out} = 1.0\mu\text{F}$, $C_{bandgap} = 100\text{nF}$ unless otherwise specified.

Table specifies regulator and bandgap together unless otherwise specified.

If an external regulation is desired, the internal voltage regulators can be bypassed (regulators shut down).

Band gap

Turn-on time	speed up mode active				25	ms
Consumption current				80		μA

Regulator R1

Input voltage		V_{in}	3.0^4	3.6	5.5	V
Output voltage	@ I_{outmax}	V_{out}	2.7	2.8	2.9	V
Max. output current		I_{outmax}	60			mA
Ground pin current	@ I_{outmax} @ $I_{out} = 0\text{ mA}$				6.0 0.3	mA
DC line regulation	From V_{inmin} to V_{inmax} @ I_{outmax}				50	mV
AC line regulation	V_{in} step from $V_{out} + 0.1$ to $V_{out} + 0.5$ in 30 μs				20	mV
Overshoot	V_{in} step from $V_{out} + 0.5$ to $V_{out} + 0.1$ in 30 μs				20	
DC load regulation	$I_{out} = 0\text{ mA}$ to I_{outmax}				50	mV
AC load regulation	I_{out} step from I_{outmax} to $I_{outmax}/2$ in 5 μs				30	mV
Overshoot	I_{out} step from $I_{outmax}/2$ to I_{outmax} in 5 μs				30	
Output voltage noise	$f = 10\text{ Hz}$ to 100 kHz $I_{out} = I_{outmax}$ $V_{in} = V_{out} + 0.2\text{ V}$			50		μV_{rms}
ESR of decoupling capacitor			0.01		1	Ohm
Response time	I_{out} step from 0 to I_{outmax} I_{out} step from I_{outmax} to 0 @ $V_{out} = \text{final} \pm 3\%$			10 10		μs
Turn-on time	V_{out} step from 0 to $V_{outmax} \pm 3\%$ @ I_{outmax}			100^5		μs
Ripple rejection	AC amplitude = 50 mVp $f = 100\text{ Hz}$ @ I_{outmax} $f = 500\text{ kHz}$ @ I_{outmax} $V_{in} = 3.1\text{ V}$			55 35		dB
Shutdown supply current	$V_{out} = 0\text{ V}$				1	μA

⁴ 3.0 V corresponds to V_{BATMIN} ==> When MS is emitting at full power, the battery voltage must never be under 3.0 V at Rita regulators inputs

⁵ Band gap turn-on time not included



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Regulator R2

Input voltage		Vin	3.0 ⁶	3.6	5.5	V
Output voltage	@ Ioutmax	Vout	2.7	2.8	2.9	V
Max. output current		Ioutmax	60			mA
Ground pin current	@ Ioutmax @ Iout = 0 mA				6.0 0.3	mA
DC line regulation	From Vinmin to Vinmax @ Ioutmax				50	mV
AC line regulation	Vin step from Vout + 0.1 to Vout + 0.5 in 30 us				20	mV
Overshoot	Vin step from Vout + 0.5 to Vout + 0.1 in 30 us				20	mV
DC load regulation	Iout = 0 mA to Ioutmax				50	mV
AC load regulation	Iout step from Ioutmax to Ioutmax/2 in 5 us				30	mV
Overshoot	Iout step from Ioutmax/2 to Ioutmax in 5 us				30	mV
Output voltage noise	f = 10 Hz to 100 kHz Iout = Ioutmax Vin = Vout + 0.2 V			50		uVrms
ESR of decoupling capacitor			0.01		1	Ohm
Response time	Iout step from 0 to Ioutmax Iout step from Ioutmax to 0 @ Vout = final +/- 3 %			10 10		us
Turn-on time	Vout step from 0 to Voutmax +/- 3% @ Ioutmax			100 ⁷		us
Ripple rejection	AC amplitude = 50 mVp f = 100 Hz @ Ioutmax f = 500 kHz @ Ioutmax Vin = 3.1 V			55 35		dB
Shutdown supply current	Vout = 0 V				1	uA

⁶ 3.0 V corresponds to VBATMIN ==> When MS is emitting at full power, the battery voltage must never be under 3.0 V at Rita regulators inputs

⁷ Band gap turn-on time not included



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Regulator R3

Input voltage		Vin	3.0 ⁸	3.6	5.5	V
Output voltage	@ Ioutmax	Vout	2.7	2.8	2.9	V
Max. output current		Ioutmax	60			mA
Ground pin current	@ Ioutmax @ Iout = 0 mA				6.0 0.3	mA
DC line regulation	From Vinmin to Vinmax @ Ioutmax				50	mV
AC line regulation	Vin step from Vout + 0.1 to Vout + 0.5 in 30 us				20	mV
Overshoot	Vin step from Vout + 0.5 to Vout + 0.1 in 30 us				20	
DC load regulation	Iout = 0 mA to Ioutmax				50	mV
AC load regulation	Iout step from Ioutmax to Ioutmax/2 in 5 us				30	mV
Overshoot	Iout step from Ioutmax/2 to Ioutmax in 5 us				30	
Output voltage noise	f = 10 Hz to 100 kHz Iout = Ioutmax Vin = Vout + 0.2 V			50		uVrms
ESR of decoupling capacitor			0.01		1	Ohm
Response time	Iout step from 0 to Ioutmax Iout step from Ioutmax to 0 @ Vout = final +/- 3 %			10 10		us
Turn-on time	Vout step from 0 to Voutmax +/- 3% @ Ioutmax			100 ⁹		us
Ripple rejection	AC amplitude = 50 mVp f = 100 Hz @ Ioutmax f = 500 kHz @ Ioutmax Vin = 3.1 V			55 35		dB
Shutdown supply current	Vout = 0 V				1	uA

⁸ 3.0 V corresponds to VBATMIN ==> When MS is emitting at full power, the battery voltage must never be under 3.0 V at Rita regulators inputs

⁹ Band gap turn-on time not included



Regulators power domains

Functional blocks	Supply voltage	Regulated Supply	VCC line
Receiver			
LNAGSM, LNADCS, LNAPCS	VBAT1	VREG1	VCC7
Analog part of VGA	VBAT1	VREG1	VCC12
IQ demodulators (MIXGSM, MIXDCS and MIXPCS)	VBAT2	VREG3	VCC8
<i>Provision (Interferer detection system)</i>	VBAT2	VREG3	VCC10
Transmitter			
Charge pump	VBAT1	VREG1	VCC13
Phase frequency detector	VBAT1	VREG1	¹⁰
Offset mixer, post offset mixer low pass filter	VBAT1	VREG1	VCC7
Offset mixer buffer	VBAT2	VREG3	VCC10
IQ modulator, post IQ modulator low pass filter	VBAT1	VREG1	VCC12
TX LB VCO	VCC10	2.4V internal regulator	VCC11 ¹¹
TX HB VCO	VCC10	2.4V internal regulator	VCC9 ¹¹
TX VCO output buffers	VBAT2	VREG3	VCC8
PA controller	VBAT1	VREG1	VCC7
Main synthesizer			
Prescaler, Charge pump, Phase frequency detector	VBAT1	VREG2	VCC2
Loop filter (operational amplifier)	VBAT1	VREG2	VCC3
Counters A, B	VBAT1	VREG2	VCC1
LO generation for the RX/TX (L divider, M divider)	VBAT1	VREG2	VCC5
MAIN VCO2	VCC5	2.0V internal regulator	VCC4 ¹²
MAIN VCO1	VCC5	2.0V internal regulator	VCC6 ¹²
VCO calibration machine	VBAT2	VREG3	VCC10
Reference voltage source			
Band gap	VBAT2	-	-
Digital control			
PA controller timer, Digital clock generator, serial interface and associated buffer, VGA digital circuitry	VRIO supply from ABB chip	-	VRIO
Internal 26MHz VCXO			
VCXO core, Main PLL Reference divider	TCXOEN buffer (2.7V) from DBB chip	-	XEN
Internal VCXO selection	TCXOEN buffer (2.7V) from DBB chip	-	XSEL
RF front End module (external component)			
Front End Module	VBAT2	VREG3	-

¹⁰ Connection is done on chip (no decoupling using a VCC line)

¹¹ Decoupling line for 2.4V internal regulator output

¹² Decoupling line for 2.0V internal regulator output



Typical: $V_{cc} = 2.8\text{ V}$, $T_a = +25^\circ\text{C}$ - Min. and Max.: $T_a = -25^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{BAT} = 3.0\text{ V}$ to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------


TEMPERATURE SENSOR¹³

Sensor voltage	@ T_a min. = -25°C @ T_a max. = $+85^\circ\text{C}$		0.9 1.35		1.05 1.5	V
Sensor slope	Over $-25 \sim +85^\circ\text{C}$		3.0		5.0	mV/ $^\circ\text{C}$

SYNTHESIZER

Crystal and External Varactor network¹⁴

XEN supply pin	@ $I = 3.2\text{mA}$		2.4		2.9	V
Crystal						
Nominal frequency				26.0		MHz
Frequency tolerance	at $25^\circ\text{C} \pm 3^\circ\text{C}$				± 10.0	ppm
Temperature characteristics	in reference to $+25^\circ\text{C}$ over $-20 \sim +75^\circ\text{C}$				± 10.0	ppm
Aging	1 st year after 5 years				± 1.0 ± 2.5	ppm ppm
Dips vs. temperature	$-20 \sim +75^\circ\text{C}$				0.3	ppm/ $^\circ\text{C}$
Frequency versus temperature slope at 25°C	at $25^\circ\text{C} \pm 7^\circ\text{C}$		-0.5		0	ppm/ $^\circ\text{C}$
Equivalent Series Resistance			0		40	Ω
Standard load capacitance				9.3 (tbc)	12.0	pF
Shunt capacitance				1.5	1.7	pF
Motional capacitance			5.4	6.3	7.2	fF
Drive level					150	μW
Varactor network						
Minimum voltage tuning		V_t	0		2.0	V
Tuning range	with $V_t = 0\text{V}$ to 2.0V		± 26.0	± 33.0	± 41.0	ppm
Sensitivity accuracy ¹⁵	Over temp and over the tuning range				20 %	Hz/step ²
Frequency step					0.01	ppm/step



¹³ This temperature sensor is accessible at any time (not multiplexed with another signal)

¹⁴ See Annex 5 (page 66) for connection schematic

¹⁵ The sensitivity accuracy is how much the “local sensitivity” can differ from the average sensitivity. In other words, it is the derivate of the sensitivity. See the plot above.

Typical: $V_{CC} = 2.8\text{ V}$, $T_a = +25^\circ\text{C}$ - Min. and Max.: $T_a = -25^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{BAT} = 3.0\text{ V}$ to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Reference clock input¹⁶

Input frequency				26		MHz
Input sensitivity			0.8	1.0	2.0	V _{pp}
Reference phase noise	@ 1 kHz offset				-129	dBc/Hz
Duty cycle					40/60 to 60/40	
Input resistance			10			k Ω
Input capacitance					5	pF

VCXO buffer output (XOUT pin)¹⁷

Output frequency				26		MHz
Output level			0.5	1.0	2.0	V _{pp}
Start up time (including the VCXO core)	90% of output amplitude				4.6 (tbc)	ms

¹⁶ If use of an external VCTCXO (See Annex 5 (page 66) for connection schematic)

¹⁷ $Z_{LOAD} = 25\text{pF}$ in parallel with $10\text{k}\Omega$ @ 26MHz



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Main synthesizer in RX mode for GSM 850 and E-GSM 900

Specification at the mixers LO port

Prescaler input frequency range			3476 to 3840			MHz
PFD operating frequency				400		kHz
N divider ratio			8692 to 9598			
L divider by 4 output frequency range			869 to 960			MHz
Close in phase noise	@ 1 kHz offset fcomp = 400 kHz @ 960 MHz			-90	-81	dBc/Hz
Phase noise	@ 600 kHz offset @ 1.6 MHz offset @ 3.0 MHz offset @ 10 MHz offset @ 20 MHz offset			-130	-120 -135 -140 -142 -145	dBc/Hz
Reference feedthrough	@ 400 kHz offset @ 800 kHz offset @ 1.6 MHz offset			-80 -94	-53 -68 -79	dBc
Lock time	1) GSM850: From 869MHz to 894MHz 2) GSM900: From 925MHz to 960MHz 3) PCS1900 → GSM850: From 1990MHz to 869MHz 4) DCS1800 → GSM900: From 1880MHz to 925MHz @ 20 Hz averaged frequency error over one burst			100	170	us

Power up/down time

Power up time	Output power within 10 % of steady state values				5	us
Power down time					5	us



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Main synthesizer in RX mode for DCS 1800 and PCS 1900

Specification at the mixers LO port

Prescaler input frequency range			3610 to 3980			MHz
PFD operating frequency				400		kHz
N divider ratio			9026 to 9949			
L divider by 2 output frequency range			1805 to 1990			MHz
Close in phase noise	@ 1 kHz offset fcomp = 400 kHz @ 1990 MHz			-84	-81	dBc/Hz
Phase noise	@ 600 kHz offset @ 1.6 MHz offset @ 3.0 MHz offset @ 20 MHz offset			-124	-120 -132 -137 -146	dBc/Hz
Reference feedthrough	@ 400 kHz offset @ 800 kHz offset @ 1.6 MHz offset			-70 -88	-53 -69 -82	dBc
Lock time	1) DCS1800: From 1805MHz to 1880MHz 2) PCS1900: From 1930MHz to 1990MHz 3) GSM850 → PCS1900: From 869MHz to 1990MHz 4) GSM900 → DCS1800: From 925MHz to 1880MHz @ 40 Hz averaged frequency error over one burst			110	170	us

Power up/down time

Power up time	Output power within 10 % of steady state values				5	us
Power down time					5	us



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Main synthesizer in TX mode for GSM 850 and E-GSM 900

Specification at the offset mixer LO port

Prescaler input frequency range			3269 to 3957			MHz
PFD operating frequency	For GSM 850: [824.2 ~ 837.0 MHz] [837.2 ~ 848.8 MHz] For GSM 900			472.73 866.67 742.86		kHz
N divider ratio			4186 to 8370			
L divider by 4 output frequency range			817 to 990			MHz
M divider ratio	For GSM 850: [824.2 ~ 837.0 MHz] [837.2 ~ 848.8 MHz] For GSM 900			26 52 52		
M divider output frequency range			62 to 153			MHz
Close in phase noise	GSM850: @ 1 kHz offset fcomp = 472.73 kHz @ 990 MHz GSM900: @ 1 kHz offset fcomp = 742.86 kHz @ 850 MHz			-91 -92	-81 -81	dBc/Hz
Phase noise	@ 400 kHz offset			-126	-120	dBc/Hz
Reference feedthrough	GSM 850: @ 472.73 kHz offset @ 866.67 kHz offset GSM900: @ 742.86 kHz offset			-87 -92 -94	-69 -67 -67	dBc
Lock time	@ 20 Hz averaged frequency error over one burst			110	235	us

Power up/down time

Power up time	Output power within 10 % of steady state values				5	us
Power down time					5	us



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Main synthesizer in TX mode for DCS 1800 and PCS 1900

Specification at the offset mixer LO port

Prescaler input frequency range			3176 to 3547			MHz
PFD operating frequency				371.43		kHz
N divider ratio			8551 to 9549			
L divider by 2 output frequency range			1588 to 1774			MHz
M divider ratio				26		
M divider output frequency range			122 to 137			MHz
Close in phase noise	@ 1 kHz offset fcomp = 371.43 kHz @ 1774 MHz			-84	-81	dBc/Hz
Phase noise	@ 400 kHz offset			-122 ¹⁸ -120.5 ¹⁹	-120	dBc/Hz
Reference feedthrough	@ 371.43 kHz offset			-80	-69	dBc
Lock time	@ 40 Hz averaged frequency error over one burst			140	235	us

Synthesizer Power up / down time

Power up time	Output power within 10 % of steady state values				5	us
Power down time					5	us

¹⁸ in DCS band

¹⁹ in PCS band



Typical: $V_{cc} = 2.8\text{ V}$, $T_a = +25^\circ\text{C}$ - Min. and Max.: $T_a = -25^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{BAT} = 3.0\text{ V}$ to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

TRANSMITTER

Transmitter inputs


I/Q inputs common mode voltage			1.215	1.35	1.485	V
I/Q inputs voltage swing	Single ended		0.44	0.47	0.49	V _{pp}
I/Q inputs resistance	Differential ended		10			k Ω
I/Q inputs capacitance	Differential ended				25	pF

Low Band Output

Dedicated to GSM850 and E-GSM900

GMSK modulated signal applied at the IQ inputs (unless otherwise specified)

Frequency range		f_{out}	824.2 to 914.8			MHz
Output impedance	See below schematic for the matching	Z_{out}		50		Ω
Output Return Loss					-10	dB
Output power level	into 50 Ω load	P_{out}	4	6.5	8	dBm
Phase error	Max. RMS phase error Max. Peak phase error			2.0 5.0	3 10	degree
TXVCO LB Pulling	VSWR = 2, all phases, open loop	PULL		tbd		MHz



Low Band TX VCO Output buffer matching

For indication, $L_B = 6.8\text{ nH}$ and $C_B = 12\text{ pF}$ on EVARITA application board. Please note that these values are layout depending.

Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Low Band Output (continued)

68 kHz CW signal applied at the IQ inputs (unless otherwise specified)

Carrier Suppression	With respect to the carrier	CS	-35	-47		dBc
Sideband Suppression	With respect to the carrier	SBS	-40	-49		dBc
Spurs @ 4×fIQ	With respect to the carrier	S4C	-50	-55		dBc
Phase Noise	@ 400 kHz offset from the carrier	PN ₄₀₀		-117	-113	dBc/Hz
	@ 20 MHz offset from the carrier	PN _{20M}		-164.5	-164 ²⁰	
Settling time ²¹	From power down to final frequency @ 20 Hz averaged frequency error over one burst				240	us

²⁰ Measured with a Spectrum Analyzer as defined by ETSI norm – No corrective factor applied – The specification of –164dBc/Hz with +6dBm output power is equivalent to a measurement of –108dBm into 100kHz RBW

²¹ Including settling time of the MAIN PLL



Typical: $V_{CC} = 2.8\text{ V}$, $T_a = +25^\circ\text{C}$ - Min. and Max.: $T_a = -25^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{BAT} = 3.0\text{ V}$ to 5.5 V and over Process


Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

High Band Output

Dedicated to DCS1800 and PCS 1900

GMSKmodulated signal applied at the IQ inputs (unless otherwise specified)

Frequency range		f_{out}	1710.2 to 1909.8			MHz
Output impedance	See below schematic for the matching	Z_{out}		50		Ω
Output Return Loss					-10	dB
Output power level	into 50 Ω load	P_{out}	4	5.5	8	dBm
Phase error	Max. RMS phase error Max. Peak phase error			2.5 7.0	3 10	degree
TXVCOHB Pulling	VSWR = 2, all phases, open loop	PULL		tbd		MHz



High Band TX VCO Output buffer matching

For indication, $L_H = 6.8\text{ nH}$ and $C_H = 10\text{ pF}$ on EVARITA application board. Please note that these values are layout depending.

Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

High Band Output (continued)

68 kHz CW signal applied at the IQ inputs (unless otherwise specified)

Carrier Suppression	With respect to the carrier	CS	-35	-46		dBc
Sideband Suppression	With respect to the carrier	SBS	-40	-50		dBc
Spurs @ 4×fIQ	With respect to the carrier	S4C	-50	-61		dBc
Phase Noise	@ 400 kHz offset from the carrier	PN ₄₀₀		-117	-113	dBc/Hz
	@ 20 MHz offset from the carrier	PN _{20M}		-156.5	-152 ²²	
Settling time ²³	From power down to final frequency @ 40 Hz averaged frequency error over one burst				240	us

²² Measured with a Spectrum Analyzer as defined by ETSI norm – No corrective factor applied – The specification of -152dBc/Hz with +6dBm output power is equivalent to a measurement of -96dBm into 100kHz RBW

²³ Including settling time of the MAIN PLL



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Modulated output spectrum

GSM 850 / E-GSM 900

Maximum allowed level	@ 200 kHz offset ²⁴				-30	dBc
	@ 250 kHz offset ²⁴				-33	dBc
	@ 400 kHz offset ²⁴			-64	-60	dBc
	>= 600 kHz < 1.8 MHz offset ²⁴				-60	dBc
	>= 1.8 MHz < 3.0 MHz offset ²⁵				-63	dBc
	>= 3.0 MHz < 6.0 MHz offset ²⁵				-65	dBc
	>= 6.0 MHz offset ²⁵				-71	dBc

DCS 1800

Maximum allowed level	@ 200 kHz offset ²⁴				-30	dBc
	@ 250 kHz offset ²⁴				-33	dBc
	@ 400 kHz offset ²⁴			-64	-60	dBc
	>= 600 kHz < 1.8 MHz offset ²⁴				-60	dBc
	>= 1.8 MHz < 6.0 MHz offset ²⁵				-65	dBc
	>= 6.0 MHz offset ²⁵				-73	dBc

PCS1900

Maximum allowed level	@ 200 kHz offset ²⁴				-30	dBc
	@ 250 kHz offset ²⁴				-33	dBc
	@ 400 kHz offset ²⁴			-64	-60	dBc
	>= 600 kHz < 1.2 MHz offset ²⁴				-60	dBc
	>= 1.2 MHz < 1.8 MHz offset ²⁴				-60	dBc
	>= 1.8 MHz < 6.0 MHz offset ²⁵				-65	dBc
	>= 6.0 MHz offset ²⁵				-73	dBc

²⁴ Observed in 30 kHz RBW

²⁵ Observed in 100 kHz RBW



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Spurious emissions²⁶

Specification at the antenna with the use of the TBD PA and the TBD FEM

E-GSM 900

Maximum allowed level when allocated channel	from 9 kHz to 1 GHz				-69	dBc
	from 1 GHz to 12.75 GHz				-63	dBc
	in the band [925 ~ 935 MHz]				-100	dBc
	in the band [935 ~ 960 MHz]				-112	dBc
	in the band [1805 ~ 1880 MHz]				-104	dBc
	in the bands [1900 ~ 1920 MHz], [1920 ~ 1980 MHz], [2010 ~ 2025 MHz] and [2110 ~ 2170 MHz]				-99	dBc

DCS 1800

Maximum allowed level when allocated channel	from 9 kHz to 1 GHz				-66	dBc
	from 1 GHz to 12.75 GHz				-60	dBc
	in the band [925 ~ 935 MHz]				-97	dBc
	in the band [935 ~ 960 MHz]				-109	dBc
	in the band [1805 ~ 1880 MHz]				-101	dBc
	in the bands [1900 ~ 1920 MHz], [1920 ~ 1980 MHz], [2010 ~ 2025 MHz] and [2110 ~ 2170 MHz]				-96	dBc

GSM 850

Maximum allowed level when allocated channel	from 9 kHz to 1 GHz				-69	dBc
	from 1 GHz to 12.75 GHz				-63	dBc
	in the band [869 ~ 894 MHz]				-112	dBc
	in the band [1930 ~ 1990 MHz]				-104	dBc

PCS 1900

Maximum allowed level when allocated channel	from 9 kHz to 1 GHz				-66	dBc
	from 1 GHz to 12.75 GHz				-60	dBc
	in the band [869 ~ 894 MHz]				-109	dBc
	in the band [1930 ~ 1990 MHz]				-101	dBc

²⁶ Spurious emissions above the values specified in the table will be measured at the TX VCO output (HBTXOUT pin and LBTXOUT pin). This measurement is made for one allocated channel (chosen in the Mid ARFCN range) per band.



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Power Amplifier Controller

Low pass filter for DAC signal (1st order)

Cut off frequency			420	600		kHz
-------------------	--	--	-----	-----	--	-----

Sense amplifier

Slew Rate (pos and neg)			4	5		V/μsec
Input Offset Voltage			-10	0	10	mV
Unity gain bandwidth			5			MHz
Max Output Voltage			2.5			V
Min Output Voltage					100	mV
Input Voltage Range			0		2.7	V
Matching Ratio accuracy between Cap					1	%
Current leakage at negative input					20	pA

Integrator

Slew Rate (pos and neg)			4	5		V/μsec
Input Offset Voltage			-20	0	20	mV
Output current	Vout = 2.5V Rload = 300 Ω				8.4	mA
Unity gain bandwidth			5			MHz
Max Output Voltage			2.5			V
Min Output Voltage					100	mV
Input Voltage Range			0		2.5	V
Rload			300			Ω
Cload			1		100	pF
R integrator range ²⁷		R int		150 to 300		kΩ
C integrator range ²⁸		C int		12.5 to 50		pF

Current generators

I1			21	30	39	uA
I2			210	300	390	uA
Temperature dependence	-25 to +85 C				5	%

Home position voltage

Miminal Vhome ²⁹					0.5	V
Maximal Vhome ²⁹			1.3			
VHome step				27		mV

²⁷ R may be open by program for tests

²⁸ C may be open by program for tests

²⁹ VHome is programmable with a 5 bits DAC through the serial interface






Figure 9 - PA controller timing diagram for I2 current solution – single slot configuration




Figure 10 - PA controller timing diagram for I1 current solution – multislot configuration

Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

RECEIVER

Global performances

RF input frequency	LNAGSMN/P pins		869	-	960	MHz
	LNADCSN/P pins		1805	-	1880	MHz
	LNAPCSN/P pins		1930	-	1990	MHz
Balanced RF input impedance	LNAGSMN/P, LNADCSN/P or LNAPCSN/P pins		-	100	-	Ω
RF input return loss	LNAGSMN/P, LNADCSN/P or LNAPCSN/P pins Receiver gain = G_HIGH		-		-10	dB
	LNAGSMN/P, LNADCSN/P or LNAPCSN/P pins Receiver gain = G_MID or G_LOW		-		-4	dB
Voltage gain ³⁰	All bands Front end and VGA high gain mode	G_HIGH	63	67.3	69	dB
	All bands Front end in low gain mode and VGA in high gain mode	G_MID	43	47.4	49	dB
	All bands Front end and VGA in low gain mode	G_LOW	17	21.0	23	dB
Noise figure ³¹	LNAGSMN/P pins; G=G_HIGH GSM900 band [925,960Mhz]		-	3.5*	5	dB
	LNAGSMN/P pins ³² ; G=G_HIGH GSM850 band [869,894Mhz]		-	3.5*	5.2	dB
	LNADCSN/P pins; G=G_HIGH DCS band [1805,1880Mhz]		-	3.9*	5	dB
	LNAPCSN/P pins; G=G_HIGH PCS band [1930,1990Mhz]		-	3.8*	5	dB
	All bands; G= G_MID		-	11.7 ³³ 11.9 ³⁴	20.8	dB
Input 1dB compression point	All bands Gain = G_HIGH		-50	-46 ³³ -45 ³⁴	-	dBm
	GSM850-GSM900 bands G= G_LOW		-19.5	-16.7	-	dBm
	DCS1800-PCS1900 bands G=G_LOW		-25	-19.6 ³⁵ -20.7 ³⁶	-	dBm
Input 3 rd order intercept point	All bands, Gain = G_HIGH ³⁷		-20	-9.5 ³³ -13.2 ³⁴	-	dBm

* By using high Q inductors (like LQW type) for the matching network the typical NF value should be 0.2dB better.

³⁰ From 50Ω single ended voltage source output (matched to LNA differential input) to one receiver differential output. See Annex 2 (page 60) for more details.

³¹ NF is measured from LNA matched differential input to one receiver differential output (IN/P or QN/P pins). Matching losses with low Q components are included. Noise is averaged over 1kHz to 100kHz.

³² For quad band, GSM900 hardware is used to receive GSM850 signal as well. See Annex 3 (page 61) for more details

³³ in GSM bands

³⁴ in DCS/PCS bands

³⁵ in DCS band

³⁶ in PCS band

³⁷ For IIP3 tests, interferers are 2 sine waves at 800kHz and 1.6Mhz from carrier applied at LNA input with a power level=-51dBm.



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Global performances (continued)

Input 1dB blocking compression point	Voltage gain=G_HIGH, All bands Blocker @ 0.33 Mhz from carrier		-48	-36.7 ³⁸ -37.5 ³⁹	-	dBm
	Voltage gain= G_HIGH, All bands Blocker @ 0.6 Mhz from carrier		-47.5	-34.4 ³⁸ -34.0 ³⁹	-	dBm
	Voltage gain= G_HIGH, All bands Blocker @ 1.6 Mhz from carrier		-37	-25.9 ³⁸ -26.3 ³⁹	-	dBm
	Voltage gain= G_HIGH, GSM850 and GSM900 bands, Blocker @ 3 Mhz from carrier		-30	-21.7	-	dBm
	Voltage gain= G_HIGH, DCS1800 and PCS1900 bands Blocker @ 3 Mhz from carrier		-32	-23.5	-	dBm
	Voltage gain= G_HIGH, GSM900 band Blocker @ 10 Mhz from carrier		-28	-20.7	-	dBm
	Voltage gain= G_HIGH, GSM850 band Blocker @ 20 Mhz from carrier		-25	-20.7	-	dBm
	Voltage gain= G_HIGH, GSM900 band Blocker @ 20 Mhz from carrier		-26	-20.7	-	dBm
	Voltage gain= G_HIGH, DCS1800 band Blocker @ 20 Mhz from carrier		-30	-24.2	-	dBm
	Voltage gain= G_HIGH, PCS1900 band Blocker @ 20 Mhz from carrier		-26	-24.7	-	dBm
	Voltage gain= G_HIGH, DCS1800 band Blocker @ 100 Mhz from carrier		-26	-24.2	-	dBm
Noise figure in blocking conditions ^{40;41}	LNAGSMN/P pins, GSM band, Gain=G_HIGH		-		11	dB
	LNAGSMN/P pins, GSM850 band, Gain=G_HIGH ⁴²		-		11.2	dB
	LNADCSN/P pins, DCS band, Gain=G_HIGH		-		11	dB
	LNAPCSN/P pins, PCS band, Gain=G_HIGH		-		11	dB

³⁸ in GSM bands

³⁹ in DCS/PCS bands

⁴⁰ NF is measured from LNA matched differential input to one receiver differential output (IN/P or QN/P pins). Matching losses with low Q components are included. Noise is averaged over 1kHz to 100kHz.

⁴¹ Blocking signal power level and its frequency offset from carrier are defined in

Table 1.

⁴² For quad band, GSM900 hardware is used to receive GSM850 signal as well. See Annex 3 (page 61) for more details



Typical: $V_{cc} = 2.8\text{ V}$, $T_a = +25^\circ\text{C}$ - Min. and Max.: $T_a = -25^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{BAT} = 3.0\text{ V}$ to 5.5 V and over Process

Parameters	Test conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

Global performances (continued)

LO/4 feedthrough at RF port ⁴³	LNAGSMN/P pins, GSM850 band LNAGSMN/P pins, GSM900 band Gain=G_HIGH	-	-117	-80	dBm
	LNAGSMN/P pins, GSM850 band LNAGSMN/P pins, GSM900 band Gain=G_LOW	-	-119	-54	dBm
LO/2 feedthrough at RF port ⁴³	LNADCSN/P pins, DCS band LNAPCSN/P pins, PCS band Gain=G_HIGH	-	-103	-80	dBm
	LNADCSN/P pins, DCS band LNAPCSN/P pins, PCS band Gain=G_LOW	-	-103	-44	dBm
IQ Phase unbalance	@ 67.7kHz, All bands, between IN/P and QN/P pins	-5	+/- 1 ⁴⁴ +/- 3 ⁴⁵	+5	Deg
IQ Amplitude unbalance	All bands, between IN/P and QN/P pins	-0.8	+/-0.1	0.8	dB
TRF6151 filters	Global 3dB cut-off-frequency	109	142	204	kHz
	Global attenuation	See plots in Annex 4			dB
Static differential DC offset	On IN/P or QN/P path Static DC offset calibrated LNA is OFF 600 kHz blocker applied at LNA input ⁴⁶ After DC offset compensation	-	70	80	mV
	On IN/P or QN/P path Static DC offset calibrated Gain=G_HIGH LNA is switched on after calibration 3Mhz blocker is applied at LNA input ⁴⁶	-		180	mV
Time-varying differential DC offset	On IN/P or QN/P path Static DC offset calibrated Gain= G_HIGH LNA is switched on after calibration AM suppression ETSI test case ⁴⁷			0.5	DC ratio ⁴⁸
Output DC offset calibration. time			45	50	usec
Receiver settling time	See Annex 6 (page 67) for test procedure		110	175	usec
Output common mode voltage	On one IN/P or QN/P pin, after DC offset compensation	0.9	$V_{cc}/2$	1.9	V
Output resistance	Differential ended		TBD		k Ω
Output load impedance	Differential ended			200 10	k Ω pF

⁴³ LO is the frequency delivered by the VCO RX.

⁴⁴ in GSM bands

⁴⁵ in DCS/PCS bands

⁴⁶ See

Table 1 for blocker level specification.

⁴⁷ See Table 2 for AM suppression test case definition

⁴⁸ DC ratio = [Time-varying differential DC offset]/ [Vpeak(useful signal)]



Table 1: Receiver noise figure in blocking condition: blocker frequency and power levels:

Band	Offset from carrier	Power level at LNA input (dBm)
All bands	600 kHz	-45dBm
GSM850 – GSM900	3 MHz	-25dBm
DCS1800 – PCS1900	3 MHz	-28dBm
GSM900	10 MHz	-25dBm
GSM850	20 MHz	-22dBm
GSM900	20 MHz	-23dBm
DCS1800	20 MHz	-27dBm
PCS1900	20MHz	-23dBm
DCS1800	100MHz	-23dBm

Table 2 :AM suppression test case definition

For AM suppression test, the following signals are applied at LNA input:

- S1 = a GMSK useful signal in Mid ARFCN range, with a power level = -103 dBm
- S2 = a GMSK interferer signal, at 6Mhz offset from useful signal, synchronized with the useful signal, but delayed by 70 bits, with a power level = -33dBm

Test case #	Band	S1		S2	
		Power level	Frequency	Power level	Frequency
1	GSM850	-103dBm	882MHz	-33dBm	888MHz
2	GMS900		942Mhz		948Mhz
3	DCS1800		1842MHz		1848MHz
4	PCS1900		1960Mhz		1966Mhz

Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

Low band GSM850-GSM900 LNA (LNAGSM) + IQ demodulator (MIXGSM)

RF input frequency	LNAGSMN/P pins		869	-	960	MHz
Balanced RF input impedance	LNAGSMN/P pins		-	100	-	Ω
RF input return loss	LNAGSMN/P, Voltage gain = GRF_HIGH		-		-10	dB
	LNAGSMN/P, Voltage gain = GRF_LOW		-		-4	dB
Voltage gain ⁴⁹	High gain mode	GRF_HIGH	24		28	dB
	Low gain mode ⁵⁰	GRF_LOW	4		8	dB
Noise figure ⁵¹	GSM900 band, GRF_HIGH ⁵²		-		4.7	dB
	GSM850 band, GRF_HIGH		-		4.9	dB
	GSM850 or GSM900 band, GRF_LOW		-		20	dB
Input 1dB blocking compression point	GSM850 and GSM900, GRF_HIGH Blocker @ 3 Mhz from carrier		-28		-	dBm
	GSM900 band, GRF_HIGH Blocker @ 10 Mhz from carrier		-28		-	dBm
	GSM850 band, GRF_HIGH Blocker @ 20 Mhz from carrier		-25		-	dBm
	GSM900 band, GRF_HIGH Blocker @ 20 Mhz from carrier		-26		-	dBm
Input 1dB compression point	GSM850 or GSM900 band, GRF_LOW		-19		-	dBm
Noise figure in blocking conditions ⁵³	GSM900 band, Voltage gain=GRF_HIGH		-		9.1	dB
	GSM850 band, Voltage gain=GRF_HIGH		-		9.3	dB
Input 3 rd order intercept point ⁵⁴	GSM850 and GSM900 bands Voltage gain=GRF_HIGH		-18		-	dBm
LO/4 feedthrough at RF port ⁵⁵	GSM850 and GSM900 bands, GRF_HIGH		-		-80	dBm
	GSM850 and GSM900 bands, GRF_LOW		-		-54	dBm

⁴⁹ From 50 Ω single ended voltage source output (matched to LNA differential input) to one IQ demodulator differential output (MIXIN/P or MIXQN/P internal pads). See Annex 2 (page 60) for more details.

⁵⁰ A 20 dB gain switch is implemented in the LNA/mixer

⁵¹ NF is measured from LNA matched differential input to one receiver differential output (MIXIN/P or MIXQN/P internal pads). Matching losses with low Q components are included. Noise is averaged over 1kHz to 100kHz.

⁵² GSM900 band in Rx mode is [925MHz; 960 MHz]. GSM850 band in Rx mode is [869MHz; 894 MHz].

⁵³ These figure are given for design purpose. They do not include LO phase noise contribution.

⁵⁴ For IIP3 tests, interferers are 2 sine waves at 800kHz and 1.6MHz from carrier applied at LNA input with a P=-51dBm.

⁵⁵ LO is the frequency delivered by the VCO RX.



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

DCS LNA (LNADCS) + IQ demodulator(MIXDCS)

RF input frequency	LNADCSN/P pins		1805	-	1880	MHz
Balanced RF input impedance	LNADCSN/P pins		-	100	-	Ω
RF input return loss	LNADCSN/P pins, GRF_HIGH		-		-10	dB
	LNADCSN/P pins, GRF_LOW		-		-4	dB
Voltage gain ⁵⁶	High gain mode	GRF_HIGH	24		28	dB
	Low gain mode ⁵⁷	GRF_LOW	4		8	dB
Noise figure ⁵⁸	Voltage gain=GRF_HIGH		-		4.7	dB
	Voltage gain=GRF_LOW		-		20	dB
Input 1dB blocking compression point	Voltage gain=GRF_HIGH Blocker @ 3 Mhz from carrier		-31		-	dBm
	Voltage gain=GRF_HIGH Blocker @ 20 Mhz from carrier		-30		-	dBm
	Voltage gain=GRF_HIGH Blocker @ 100 Mhz from carrier		-26		-	dBm
Input 1dB compression point	Voltage gain=GRF_LOW		-25		-	dBm
Noise figure in blocking conditions ⁵⁹	Voltage gain=GRF_HIGH		-		9.1	dB
Input 3 rd order intercept point ⁶⁰	Voltage gain=GRF_HIGH		-18		-	dBm
LO/2 feedthrough at RF port ⁶¹	Voltage gain= GRF_HIGH		-		-80	dBm
	Voltage gain= GRF_LOW		-		-44	dBm

⁵⁶ From 50 Ω single ended voltage source output (matched to LNA differential input) to one IQ demodulator differential output (MIXIN/P or MIXQN/P internal pads). See Annex 2 (page 60) for more details.

⁵⁷ A 20 dB gain switch is implemented in the LNA/mixer

⁵⁸ NF is measured from LNA matched differential input to one receiver differential output (MIXIN/P or MIXQN/P internal pads). Matching losses with low Q components are included. Noise is averaged over 1kHz to 100kHz.

⁵⁹ These figure are given for design purpose. They do not include LO phase noise contribution.

⁶⁰ For IIP3 tests, interferers are 2 sine waves at 800kHz and 1.6Mhz from carrier applied at LNA input with a power level=-51dBm.

⁶¹ LO is the frequency delivered by the VCO RX.



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symbol	Min.	Typ.	Max.	Unit
------------	-----------------	--------	------	------	------	------

PCS LNA (LNAPCS) + IQ demodulator (MIXPCS)

RF input frequency	LNAPCSN/P pins		1930	-	1990	MHz
Balanced RF input impedance	LNAPCSN/P pins		-	100	-	Ω
RF input return loss	LNAPCSN/P pins, GRF_HIGH		-		-10	dB
	LNAPCSN/P pins, GRF_LOW		-		-4	dB
Voltage gain ⁶²	High gain mode	GRF_HIGH	24		28	dB
	Low gain mode ⁶³	GRF_LOW	4		8	dB
Noise figure ⁶⁴	Voltage gain=GRF_HIGH		-		4.7	dB
	Voltage gain=GRF_LOW		-		20	dB
Input 1dB blocking compression point	Voltage gain=GRF_HIGH Blocker @ 3 Mhz from carrier		-31		-	dBm
	Voltage gain=GRF_HIGH Blocker @ 20 Mhz from carrier		-26		-	dBm
Input 1dB compression point	Voltage gain=GRF_LOW		-25		-	dBm
Noise figure in blocking conditions ⁶⁵	Voltage gain=GRF_HIGH		-		9.1	dB
Input 3 rd order intercept point ⁶⁶	Voltage gain=GRF_HIGH		-18		-	dBm
LO/2 feedthrough at RF port ⁶⁷	Voltage gain= GRF_HIGH		-		-80	dBm
	Voltage gain= GRF_LOW		-		-44	dBm

⁶² From 50 Ω single ended voltage source output (matched to LNA differential input) to one IQ demodulator differential output (MIXIN/P or MIXQN/P internal pads). See Annex 2 (page 60) for more details.

⁶³ A 20 dB gain switch is implemented in the LNA/mixer

⁶⁴ NF is measured from LNA matched differential input to one receiver differential output (MIXIN/P or MIXQN/P internal pads). Matching losses with low Q components are included. Noise is averaged over 1kHz to 100kHz.

⁶⁵ These figure are given for design purpose. They do not include LO phase noise contribution.

⁶⁶ For IIP3 tests, interferers are 2 sine waves at 800kHz and 1.6Mhz from carrier applied at LNA input with a power level=-51dBm.

⁶⁷ LO is the frequency delivered by the VCO RX.



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

Post IQ demodulator low pass filter

Filter order			1		-
Filter cut off frequency		275	338	438	kHz

Base band amplifier (VGA)

Global characteristics

Maximum gain voltage		39	40	41	dB
Voltage gain control range		13 to 39	14 to 40	15 to 41	dB
Gain step		-	2	-	dB
Gain error linearity	In any 20dB window	-	±1	±1.5	dB
SSB Input averaged noise ⁶⁸	VGA gain ∈ [34; 40dB]	-		4.6	nVrms /√Hz
	VGA gain ∈ [14; 40dB]	See specification in figure 1			
Input 1dB blocking compression point	VGA gain ∈ [34; 40dB] Blocker @330kHz	-32		-	dBvp
	VGA at max gain, Blocker @600 kHz	-34		-	dBvp
	VGA at max gain, Blocker @1.6MHz	-30		-	dBvp
	VGA at max gain, Blocker @ 3MHz	-26		-	dBvp
Input 1dB compression point	VGA gain=14 to 40dB	See specification in figure 2			
Input 3 rd order intercept point	VGA gain ∈ [34; 40dB], blocker @ 0.8 and 1.6MHz offset from carrier ⁶⁹	-10			dBvp
Output load impedance	Differential ended			200 10	kΩ pF
Common mode output voltage		1	VCC/2	1.8	V
VGA output resistance	Differential ended			1	kΩ

⁶⁸ Noise is averaged over 1kHz to 100kHz

⁶⁹ Interferer for IIP3 tests are applied at antenna with a power level=-49dBm ⇒ at VGA input, we have: -40dBvp for the 800kHz interferer and -44dBvp for the 1.6Mhz interferer






Figure 11 - VGA maximal noise vs gain setting

Gain	dB	14	16	18	20	22	24	26	28	30	32	34	36	38	40
Max. input noise	nV/sqrt(Hz)*	60	60	60	60	60	17	17	10	5.2	5.2	4.8	4.6	4.6	4.6

*Noise is averaged on [1kHz;100kHz] band




Figure 12 - VGA minimum P1dB vs gain setting

Gain	dB	14	16	18	20	22	24	26	28	30	32	34	36	38	40
PC1dBi min	dBv	-15	-15	-15	-15	-15	-24	-24	-24	-28	-28	-28	-30	-32	-34



Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Min.	Typ.	Max.	Unit
VGA filters					
VGA low pass filter #1	Order	-	1	-	-
	3dB cut-off-frequency	0.9	1.2	1.8	MHz
VGA low pass filter #2	Order	-	2	-	-
	Type	Butterworth			-
	3dB cut-off-frequency	120	155	230	kHz

DC offset compensation system

Output DC offset voltage	On IN/P or QN/P path RF Gain=GRF_HIGH VGA gain ∈ [24; 40dB] LNA is OFF, 600 kHz blocker applied at LNA input ⁷⁰ After DC offset compensation,	DC00a			80	mV
	On IN/P or QN/P path RF Gain=GRF_HIGH VGA gain ∈ [14; 22dB] LNA is OFF, 600 kHz blocker applied at LNA input ⁷¹ After DC offset compensation,	DC00b			130	mV
	On IN/P or QN/P path Static DC offset calibrated Gain= G_HIGH LNA is switched on after calibration No signal at LNA input	DC01			160	mV
	On IN/P or QN/P path Static DC offset calibrated Gain= G_HIGH LNA is switched on after calibration 3Mhz blocker is applied at LNA input ⁴⁶	DC02			180	mV
Time-varying differential DC offset	On IN/P or QN/P path Static DC offset was calibrated Gain= G_HIGH LNA is switched on after calibration AM suppression ETSI test case ⁷²	DC03			0.5	DC ratio ⁷³
Output DC offset calibration time					50	usec

Note: those values must be met for all RF bands: GSM850, GSM900, DCS or PCS, with no DC offset voltage drift during RX slot.

⁷⁰ See

Table 1 for blocker level specification according band.

⁷¹ See

Table 1 for blocker level specification according band.

⁷² See Table 2 for AM suppression test case definition

⁷³ DC ratio = [Time-varying differential DC offset]/ [Vpeak(useful signal)]



Receiver Power up / down time

Power up time	Output power within 10% of steady state values				5	usec
Power down time					5	usec




SERIAL DATA INTERFACE DESCRIPTION

The serial interface of TRF6151 consists of a 4-wire serial bus, comprising DATAIN, DATAOUT, CLOCK and STROBE signals. These signals are used to communicate with the serial port TSP of digital base band chip:

- In the uplink path (from DBB to RF), to enter control words into the RF chip. The control words contain information for programming the regulators, the synthesizers, the receiver and the offset PLL according to the protocol described in this document.
- In the downlink path (from RF to DBB), to inform the digital base band chip (DBB) with data about RF environment. DATAOUT is also used for test purpose.

Serial interface timing



Symbol	Description	Min	Typ.	Max	Unit
T_{CCLK}	CLOCK: Cycle time	154	-	-	ns
T_{WCLK}	CLOCK: Pulse duration	77	-	-	ns
T_F	CLOCK: fall time (at max rating)	-	-	5	ns
T_R	CLOCK: rise time (at max rating)	-	-	5	ns
T_{SUDA}	Setup, Data valid before CLOCK \uparrow	15	-	-	ns
T_{HDA}	Hold time, Data valid after CLOCK \uparrow	15	-	-	ns
T_{END}	Delay time, CLOCK \downarrow before STROBE \uparrow	70			ns
T_{START}	Delay time, STROBE \downarrow before CLOCK \uparrow	70			ns
T_{STHIGH}	Pulse width: STROBE high	-	154 ⁷⁴	-	ns

DATAOUT is sampled by the DBB on CLOCK rising edge. DATAIN is provided by the DBB on each CLOCK falling edge and sampled by TRF6151 in a shift register on each CLOCK rising edge. The shift register content is copied into latches on the STROBE signal rising edge. Most significant bit is clocked in first. Some internal calibration process uses STROBE falling edge. Therefore, STROBE signal, generated by the TI Digital base band TSP module should be configured in "positive pulse trigger mode -rising edge".

At TRF6151 initialization, reset of serial interface registers is done by a digital signal (active low) applied on the RESETZ pin.

⁷⁴ Length of STROBE signal is one clock cycle time (154 ns)

SERIAL INTERFACE PROGRAMMING

The serial interface is divided into 8 different registers. The serial word contains a total of 16 bits. The serial mode controller selects a register by reading the 3 LSB of the serial word.

Serial word format

MSB														LSB		
FIRST IN											LAST IN					
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

Registers table

Address			Serial word format	Register name	Definition
0	0	0	16 bits	REG_RX	RF general settings
0	0	1	16 bits	REG_PLL	PLLs settings
0	1	0	16 bits	REG_PWR	Power on/off all functional block of the transceiver
0	1	1	16 bits	REG_CFG	Transceiver setting, PA Controller setting
1	0	0	16 bits	REG_TEST1	Reserved for test ⁷⁵
1	0	1	16 bits	REG_TEST2	
1	1	0	16 bits	REG_TEST3	
1	1	1	16 bits	REG_TEST4	

⁷⁵ See design specification for the test registers.

REG_RX register

This register is used to configure the receiver and to launch RX calibration process.

MSB														LSB		
FIRST IN														LAST IN		
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	0	0	0	

Bit	Name	Description	Value at reset
15:11	VGA_GAIN	0000 - 00101: reserved 00110: VGA gain =14dB 00111: VGA gain =16 dB 01000: VGA gain =18 dB 01001: VGA gain =20 dB 01010: VGA gain =22 dB 01011: VGA gain =24 dB 01100: VGA gain =26 dB 01101: VGA gain =28 dB 01110: VGA gain =30 dB 01111: VGA gain =32 dB 10000: VGA gain =34 dB 10001: VGA gain =36 dB 10010: VGA gain =38 dB 10011: VGA gain =40 dB 10100 - 11111: reserved	10011
10:9	RF_GAIN	00: low RF gain (GRF_LOW) 01: reserved 10: reserved 11: high RF gain (GRF_HIGH)	11
8	RX_CAL_MODE ⁷⁶	0: Stop RX calibration process 1: power on DC offset calibration system and start RX calibration process.	0
7	READ_EN	0: Data serialized on SIOOUT pin are 0 1: Data serialized on SIOOUT pin are REG_RX content	0
6	Reserved	Reserved	0
5	Reserved	Reserved	0
4	Reserved	Reserved	0
3	Reserved	Reserved	0

⁷⁶ RX calibration process ends automatically. But, setting RX_CAL_MODE=0 may force the process to be stopped before its normal end.

REG_PLL register

This register is used to program the synthesizer frequency according the desired RX/TX channel.

MSB														LSB		
FIRST IN														LAST IN		
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	0	0	1	

Bit	Name	Description	Value at reset
15:9	PLL_REGB	B = [64; 66; 67 ...155] ⁷⁷	0000000
8:3	PLL_REGA	A = [0; 1; 2..63]	000000

Useful formulas for synthesizers are:

	P	R	L	M	B range	A range	RX/TX RF Frequency (MHz)
RX Low band	64	65	4	-	[135; 150]	[0; 62]	$\frac{(B * P + A)}{R * L} * 26$
RX High band	64	65	2	-	[141; 155]	[0; 63]	
TX mode GSM850_1	64	55	4	26	[128; 130]	[0; 62]	$(\frac{1}{L} - \frac{1}{M}) * \frac{(B * P + A)}{R} * 26$
TX mode GSM850_2	64	30	4	52	[65; 66]	[0; 63]	
TX mode GSM900	64	35	4	52	[68; 71]	[0; 63]	$(\frac{1}{L} + \frac{1}{M}) * \frac{(B * P + A)}{R} * 26$
TX mode High band	64	70	2	26	[133; 149]	[0; 63]	

⁷⁷ B is varying on the [64;155] range but is coded on 7 bits.

To have B=64 in the PLL, user should program dec2bin(B-64)=dec2bin(0)=0000000

To have B=155 in the PLL, user should program dec2bin(B-64)=dec2bin(91)=1011011

In TRF6151 core, PLL_REGB contents is added with 64 and stored in an 8 bits register, used by PLLS.



REG_PWR register

This register is used to power on/off all functional block of the transceiver and to choose the RX/TX band.

MSB														LSB		
FIRST IN														LAST IN		
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	0	1	0	

Bit	Name	Description	Value at reset
15	PACTLR_APCEN	0: PA controller is disabled ⁷⁸ 1: PA controller is enabled	0
14	PACTLR_APC	0: PA controller is OFF ⁷⁸ 1: PA controller is ON	0
13	TX_MODE	0: Transmitter is OFF 1: Transmitter is ON	0
12:11	RX_MODE	00: Receiver is OFF 01: Receiver is ON 10-11: <i>Reserved</i>	00
10:9	SYNTHE_MODE ⁷⁹	00: Synthesizer, transmitter and receiver are off 01: RX Synthesizer is ON 10: TX Synthesizer is ON 11: not used	00
8:6	BAND	000-001: GSM900 010-011: DCS 100: GSM850 (Low part) 101: GSM850 (High part) 110-111: PCS	000
5	REGUL_MODE	0: Regulators are OFF 1: Regulators are ON	0
4:3	BANDGAP_MODE	00-01: Band gap is OFF 10: Band gap is ON; speed up mode is disabled 11: Band gap is ON; speed up mode is enabled	00

⁷⁸ See PA controller timing diagram for details about all control associated with PACTLR_APC and PACTLR_APCEN bit.

⁷⁹ VCO calibration is launched when SYNTHE_MODE is set from '0' to '1' (when RX synthesizer ON or TX synthesizer ON is programmed)



REG_CFG register

This register is used to configure the transceiver and set the PA controller at mobile initialization.

MSB														LSB		
FIRST IN														LAST IN		
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	0	1	1	

Bit	Name	Description	Value at reset
15	ILOGIC_INIT_DIS	0: Initialize internal logical blocks ⁸⁰ , once regulators are switched on. 1: Disable initialization of internal logical blocks	0
14	TEMP_SENSOR	0: Temperature sensor is OFF 1: Temperature sensor is ON	0
13:12	PACTLR_CAP	00: 0 pF 01: 12.5 pF 11: 25 pF 10: 50 pF	10
11:10	PACTLR_RES	00: open 01: 150 kΩ 10: 300 kΩ 11: not used	10
9:5	PACTLR_VHOME	PA controller detection voltage setting. ⁸¹ 00000: 0*Vstep+Vlow ~ 0.46 V 00001: 1*Vstep+Vlow ~ 0.49 V 00010: 2*Vstep+Vlow ~ 0.52 V ... 11111: 31*Vstep+Vlow ~ 1.39 V	01100
4	PACTLR_IDIOD	0: Diode bias current is low (30 uA) 1: Diode bias current is high (300 uA)	0
3	TX_LOOP_MANU	0: Automatic mode 1: TX loop custom programming (for test purpose only)	0

⁸⁰ Caution! This bit **is not** a global reset of the RF chip contents. This only resets, when regulators are powered on, some specific internal blocks of TRF6151.

⁸¹ Vstep = 30mV; Vlow = 0.460 V



ANNEX 1: PLL_MODE




Figure 13 - Synthesizer block diagram



Four VCOs are used :

- a TX LB VCO [824.2 ~ 914.8 MHz] to generate the TX GSM 850 / TX GSM 900,
- a TX HB VCO [1710.2 ~ 1909.8 MHz] to generate the TX DCS 1800 / TX PCS 1900,
- a MAIN VCO 1 [3176.1 ~ 3575.2 MHz] (see below) to generate the RX GSM 850 / LO (and IF) for TX GSM 900, TX DCS 1800 and TX PCS 1900,
- a MAIN VCO 2 [3610.4 ~ 3979.6 MHz] (see below) to generate the RX GSM 900 / RX DCS 1800 / RX PCS 1900 / LO (and IF) for the two parts of TX GSM 850.

- MAIN VCO 1 at 3.37 GHz to generate in TX mode the LO (and IF) for GSM 900, DCS 1800 and PCS 1900 and also used to cover GSM 850 in RX mode :

Standard	RX band [MHz]	L divider	MAIN VCO range [MHz]
GSM 850	869.2 ~ 893.8	4	3476.80 ~ 3575.20
	TX band [MHz]	-	-
GSM 900	880.2 ~ 914.8	4	3269.31 ~ 3397.83
DCS 1800	1710.2 ~ 1784.8	2	3176.09 ~ 3314.63
PCS 1900	1850.2 ~ 1909.8	2	3436.09 ~ 3546.77
		TOTAL	3176.09 ~ 3575.20

→ Df = 399 MHz

- MAIN VCO 2 at 3.80 GHz to cover GSM 900, DCS 1800 and PCS 1900 in RX mode and also used in TX mode to generate the LO (and IF) for the two parts of GSM 850 :

Standard	RX band [MHz]	L divider	MAIN VCO range [MHz]
GSM 900	925.2 ~ 959.8	4	3700.80 ~ 3839.20
DCS 1800	1805.2 ~ 1879.8	2	3610.40 ~ 3759.60
PCS 1900	1930.2 ~ 1989.8	2	3860.40 ~ 3979.60
	TX band [MHz]	-	-
First part of GSM 850	824.2 ~ 837.0	4	3896.22 ~ 3956.73
Second part of GSM 850	837.2 ~ 848.8	4	3627.87 ~ 3678.13
		TOTAL	3610.40 ~ 3979.60

→ Df = 370 MHz

- MAIN PLL in RX mode : the reference frequency is 26.0 MHz

Standard	MAIN RX band [MHz]	R divider	Comparison frequency [kHz]	N range
GSM 850	3476.80 ~ 3575.20	65	400.0	8692 ~ 8938
GSM 900	3700.80 ~ 3839.20	65	400.0	9252 ~ 9598
DCS 1800	3610.40 ~ 3759.60	65	400.0	9026 ~ 9399
PCS 1900	3860.40 ~ 3979.60	65	400.0	9651 ~ 9949

The step frequency at the RX LO port is 100 kHz for GSM 850 / GSM 900 and 200 kHz for DCS 1800 / PCS 1900.



- LO / IF ranges in TX mode :

Standard	MAIN TX band [MHz]	L divider	LO range [MHz]	M divider	IF range [MHz]	RF
First part of GSM 850	3896.22 ~ 3956.73	4	974.06 ~ 989.18	26	149.85 ~ 152.18	LO – IF
Second part of GSM 850	3627.87 ~ 3678.13	4	906.97 ~ 919.53	52	69.77 ~ 70.73	LO – IF
GSM 900	3269.31 ~ 3397.83	4	817.33 ~ 849.46	52	62.87 ~ 65.34	LO + IF
DCS 1800	3176.09 ~ 3314.63	2	1588.04 ~ 1657.31	26	122.16 ~ 127.49	LO + IF
PCS 1900	3436.09 ~ 3546.77	2	1718.04 ~ 1773.38	26	132.16 ~ 136.41	LO + IF

→ 3 different IF: IF1 = 66.8 MHz - Δf = 7.9 MHz
 IF2 = 129.3 MHz - Δf = 14.3 MHz
 IF3 = 151.0 MHz - Δf = 2.4 MHz

- MAIN PLL in TX mode : the reference frequency is 26.0 MHz

Standard	MAIN TX band [MHz]	R divider	Comparison frequency [kHz]	N range
First part of GSM 850	3896.22 ~ 3956.73	55	472.73	8242 ~ 8370
Second part of GSM 850	3627.87 ~ 3678.13	30	866.67	4186 ~ 4244
GSM 900	3269.31 ~ 3397.83	35	742.86	4401 ~ 4574
DCS 1800	3176.09 ~ 3314.63	70	371.43	8551 ~ 8924
PCS 1900	3436.09 ~ 3546.77	70	371.43	9251 ~ 9549

The step frequency at the RF output is 100 kHz for the first part of GSM 850 and 200 kHz for the second part of GSM 850 / GSM 900 / DCS 1800 / PCS 1900.

Synthesizer configuration according to REG_PWR register is:

Synthesizer mode	P	L	M	R	Main VCO
OFF	-	-	-	-	OFF
TX High band	64	2	26	70	Main VCO 1
TX GSM900	64	4	52	35	Main VCO 1
TX GSM850_low	64	4	26	55	Main VCO 2
TX GSM850_high	64	4	52	30	Main VCO 2
RX_GSM850	64	4	-	65	Main VCO 1
RX GSM900	64	4	-	65	Main VCO 2
RX high band	64	2	-	65	Main VCO 2

Synthesizer mode	IF filter	TX VCO	Main PLL charge pump current	Main PLL filter settings
OFF	OFF	OFF	tbd	tbd
TX High band	IF2	TXHBVCO	tbd	tbd
TX GSM900	IF1	TXLBVCO	tbd	tbd
TX GSM850_low	IF3	TXLBVCO	tbd	tbd
TX GSM850_high	IF1	TXLBVCO	tbd	tbd
RX_GSM850	-	-	tbd	tbd
RX GSM900	-	-	tbd	tbd
RX high band	-	-	tbd	tbd

When SYNTH_MODE = '00' to '01' or '10', synthesizer is powered up according to the settings defined in the table above. Main VCO and TX VCO calibration processes are activated.

ANNEX 2: FRONT END MEASUREMENT SCHEMATIC

To measure front-end characteristics, considering its 100 ohms input, following schematic is proposed:




Figure 14 - RX RF gain definition

For the 50 to 100 Ω balun, following components can be used:

- Murata LDB20C101A0900
Unbalance Impedance: 50 ohm
Balance Impedance (Differential): 100 ohm
Frequency range: 900 ± 100 MHz band
Maximum insertion loss: 0.8dB (25°C); 0.9dB max. (-25~+85°C)
- Murata LDB20C101A1900
Unbalance Impedance: 50 ohm
Balance Impedance (Differential): 100 ohm
Frequency range: 1900 ± 100 MHz band
Maximum insertion loss: 0.8dB (25°C); 0.9dB max. (-25~+85°C)

All front-end data are specified and should be measured with:

- input point = A
- output point = C (internal pads or test outputs)
- Balun losses have to be removed from measurement. They are not included in specification.
- Matching network must be built with standard capacitors and “LQG series” inductors. Its losses must be included in receiver noise figure.

Recommended Matching network structure is the following: C1+C2+L or C3+C4+L.




Figure 15 - Recommended matching network

ANNEX 3: TRF6151 RECEIVER CONFIGURATIONS

European dual band configuration:




Figure 16 - European dual band RX block diagram

US dual band configuration:




Figure 17 - US dual band RX block diagram

“European triple band” configuration:




Figure 18 - European triple band RX block diagram

“US triple band” configuration:





Figure 19 - US triple band RX block diagram

“Quad band” configuration:



Or...




Figure 20 - Quad band RX block diagram

ANNEX 4: TRF6151 FILTERS

Cascaded filters:

Following plots are showing the attenuation characteristics of the 3-cascaded low pass filters included in TRF6151.

Worst-case curves are “cascaded worst case” on all filters (cut-off-frequencies are maximal).

Best-case curves are also “cascaded best case” on all filters (cut-off-frequencies are minimal).




Figure 21 - TRF6151 cascaded filters characteristic

Post IQ demodulator filter:

Parameters	Test conditions	Min.	Typ.	Max.	Unit
Filter order			1		-
Filter cut off frequency		275	338	438	kHz
Filter attenuation	f=330kHz	2	2.9	3.9	dB
	f=600kHz	4.6	6.2	7.6	dB
	f=800kHz	6.4	8.2	9.8	dB
	f=1.6MHz	11.6	13.7	15.4	dB
	f=3MHz	16.8	19	20.8	dB
	f=10MHz	27.2	29.4	31.2	dB
	f=20MHz	33.2	35.4	37.2	dB




Figure 22 - TRF6151 post mixer filter characteristic

VGA low pass filters:Typical: $V_{cc} = 2.8\text{ V}$, $T_a = +25^\circ\text{C}$ - Min. and Max.: Over Operating temperature and Voltage range

Parameters	Test conditions	Min.	Typ.	Max.	Unit
VGA low pass filter #1	Order		1		
	3dB cut-off-frequency	0.9	1.2	1.8	MHz
VGA low pass filter #2	Order		2		
	Type	Butterworth			
	3dB cut-off-frequency	120	155	230	kHz
VGA Filters global attenuation ⁸²	f=330kHz	7.2	13.7	18.8	dB
	f=600kHz	17	24.5	30.1	dB
	f=800kHz	22.1	30.1	36.1	dB
	f=1.6MHz	36	45	51.8	dB
	f=3MHz	50.2	60.1	67.3	dB
	f=10MHz	80.3	60.9	98.4	dB
	f=20MHz	98.3	108.9	116.4	dB




Figure 23 - TRF6151 base band filters characteristic

⁸² Filters included in VGA are cascaded (1st order low pass filter with cut-off-frequency at 1.2MHz + 2nd order Butterworth low pass filter with cut-off-frequency at 155 kHz)

ANNEX 5: REFERENCE CLOCK CONNECTION⁸³





Figure 24 – Reference clock connection

⁸³ The components values are given only for indication – They come from EVARITA application board

ANNEX 6: TEST PROCEDURE FOR RX LOCK TIME

Test #1: locking time from “OFF” to “RX” state

Test procedure:

1. TRF6151 is in idle mode, only the bandgap and the regulators are ON,
2. Set the LNA in high gain, and VGA in low gain. RX DC offset compensation is not required,
3. A sinewave signal @ freq = $F_1+68\text{kHz}$ is applied at receiver input,
4. At $t=t_0$, entire receiver is switched on (RX synthesizer + RX path),
5. 68kHz signal is observed at IQ P/N outputs of TRF6151. The receiver lock time is $t_L=t_1-t_0$, where t_1 is the time when frequency error is within 20 Hz averaged over 1 burst time.

Test signal settings for lock time measurement:

Test signal power level at antenna = -50dBm

Test signal frequency at antenna = $F_1+68\text{kHz}$ (see table below for F_1 value)

Band	Frequency F_1 (MHz)	Receiver input port
GSM 850	869.2	LNAGSM
	881.6	
	893.8	
GSM 900	925.2	LNAGSM
	942.6	
	959.8	
DCS 1800	1805.2	LNADCS
	1842.6	
	1879.8	
PCS 1900	1930.2	LNAPCS
	1960.0	
	1979.8	

TRF6151 Programming sequence example (RX EGSM @925.2MHz):

Task #	Action	Programming	Timing
#1	TRF6151 is in idle mode, only the bandgap and the regulators are ON	REG_PWR<15:0>= 0000000XXX111010	Wait at least 25msec before #2
#2	Set PLL channel RX EGSM = 925.2MHz with A=36 B=144 freq = $(144*64+36)/(65*4)*26$	REG_PLL<15:0>= 1010000100100001	before #3
#3	Set LNA gain = high, VGA gain = low	REG_RX<15:0>= 00110XX0011XX000	before #4
#4	Set RX band (EGSM), power on synthesizer, and RX path. After 175usec, Main VCO is calibrated and main PLL should be locked	REG_PWR<15:0>= 000010100X111010	t_0
#5	Measure signal on VGA IQ output with frequency error <= 20Hz over 1 burst	-	t_1



Test #2: locking time from “RX GSM” to “RX DCS” stateTest procedure:

1. A sinewave signal @ freq = $F_1+68\text{kHz}$ is applied at receiver input,
2. TRF6151 is in RX GSM mode,
3. Stop TRF6151 RX GSM session,
4. Set PLL for RX DCS session,
5. At $t=t_0$, entire receiver is switched on (RX synthesizer + RX path) in DCS mode,
6. 68kHz signal is observed at IQ P/N outputs of TRF6151. The receiver lock time is $t_L=t_1-t_0$, where t_1 is the time when frequency error is within 20 Hz averaged over 1 burst time.

Test signal settings for lock time measurement:

Test signal power level at antenna = -50dBm

Test signal frequency at antenna = $F_1+68\text{kHz}$ (see table below for F_1 value)

Band	Frequency F_1 (MHz)	Receiver input port
DCS 1800	1805.2	LNADCS
	1842.6	
	1879.8	

TRF6151 Programming sequence example:

From EGSM RX=925.2MHz to DCS RX=1879.8MHz

Task #	Action	Programming	Timing
#1	TRF6151 is in RX GSM mode with freq = 925.2MHz	REG_PLL<15:0>= 1010000100100001 REG_RX<15:0>= 00110XX0011XX000 REG_PWR<15:0>= 000010100X111010	Wait at least 25msec before #2
#2	Stop RX GSM session, set TRF6151 is in idle mode, only the bandgap and the regulators are still maintained ON.	REG_PWR<15:0>= 0000000XXX111010	Before #3
#3	Set PLL channel RX DCS = 1879.8MHz with A=55 B=146 freq = $(146*64+55)/(65*2)*26$	REG_PLL<15:0>= 1010010110111001	before #4
#4	Set RX band (DCS), power on synthesizer, and RX path. After 175usec, Main VCO is calibrated and main PLL should be locked	REG_PWR<15:0>= 000010101X111010	t_0
#5	Measure signal on VGA IQ output with frequency error $\leq 20\text{Hz}$ over 1 burst	-	t_1



ANNEX 7 - INTERFERER DETECTION SYSTEM (PROVISION)


Interferer detection principle

Today, the AGC strategy is only based on the useful signal input power level and quality. We propose also to inform the DBB when a large interferer appears at the TRF6151 input, during a RX session.

Prerequisites for using interferer detection system:

A dedicated AGC algorithm should be implemented in L1 software.

Interferer detection block diagram



Interferer detection process

The DBB controls the RF chip using a specific register (REG_PWR<12>) of the serial interface to start an RX session with the “interferer detector enabled”. Then, the receiver is switched on with a detector system at the mixer output, which sets a control bit to 1 if a large signal is present at the mixer output. This detector includes 2 thresholds, automatically switched according the RF gain setting. If LNA-mixer gain is high, high threshold is used; otherwise, low threshold is used.

The control bit is stored in one bit of the serial interface registers, with two possible storing addresses: REG_RX<4> or REG_RX<3>. The DBB selects alternatively each address to ensure the double buffering of the detector output. This is necessary for the L1 software.

At the end of the RX session, DBB reads REG_RX contents and reset REG_RX<4> before the next RX session.

Finally, according detection results, DBB can decide to reduce the RF gain to limit dynamic DC offset due to the presence of powerful interferer at the antenna. To preserve a good SNR even if RF gain is reduced, an additive gain step is defined for the RF part of the receiver. Useful LNA mixer gain can be high (GRF_HIGH ~26dB) or intermediate (GRF_MID ~20dB).

Useful TPU scenario:

To read RF serial interface contents, following TPU scenario is recommended:

#	Programming	Explanations
1	Set DBB REG_SPI_CTRL2 = '1'	DBB serial port is in RX/TX mode
2	Word #1 'XXXXXXXX0100XX000'	Word #1 means that during the next serial interface programming, REG_RX register content will be serialized on SIOUT pin.
3	Word #2 'XXXXXXXX0011XX000'	During Word #2 reception, REG_RX register content is received by the DBB. Word#2 means that during the next serial interface programming, no data will be serialized on SIOUT pin and that BLOCK_DETECT contents is reset.
4	Set DBB REG_SPI_CTRL2 = '0'	DBB serial port is in TX mode only. (BLOCK_DETECT is now stored in REG_RX_LSB [4:3])

Interferer detection system specification:

Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Over Operating temperature and Voltage range

Parameters	Test conditions	Min.	Typ.	Max.	Unit
Detection threshold	on active LNA input pins LNA/mixer gain = GRF_HIGH or GRF_MID ^{84, 85} With GMSK useful signal @ Freq=F1, P1= -103dBm and a sinus interferer signal @ Freq=F2, P= [P2i to P2f] with 1dB step increment (See Table 3)	-40	-37.5	-35	dBm

Table 3: Test signals for interferer detection system:

Band	F1	F2	P2i	P2f
	MHz	MHz	dBm	dBm
GSM850	882	888	-42	-33
GSM900	942	948		
DCS1800	1842	1848		
PCS1900	1960	1966		

⁸⁴ GRF_MID is defined in the next chapter

⁸⁵ This requires 2 different hardware thresholds at the mixer output, separated by GRF_HIGH-GRF_MID+2dB = 8dB

Specification related to GRF_MID gain:

Unless otherwise specified, receiver performance programmed at full gain (RF gain is GRF_MID and VGA gain is maximum) should be equivalent to receiver performance programmed with a reduced gain (GRF_MID) on RF part and maximum gain on VGA.

Global performances

Typical: Vcc = 2.8 V, Ta = +25°C - Min. and Max.: Ta = -25°C to +85°C, VBAT = 3.0 V to 5.5 V and over Process

Parameters	Test conditions	Symb	Min.	Typ.	Max.	Unit
Voltage gain ⁸⁶	All bands Front end in intermediate gain mode and VGA in high gain mode	G_MID*	57	60	63	dB
RF input return loss	LNAGSMN/P, LNADCSN/P or LNAPCSN/P Receiver gain = G_MID*		-	-	-10	dB
Input 1dB blocking compression point	GRF_MID, All bands Blocker @ 0.33 Mhz from carrier		-42	-38.5	-	dBm
	GRF_MID, All bands Blocker @ 0.6 Mhz from carrier		-41.5	-37.5	-	dBm
	GRF_MID, All bands Blocker @ 1.6 Mhz from carrier		-33	-30.5	-	dBm
	GRF_MID, DCS1800 and PCS1900 bands Blocker @ 3 Mhz from carrier		-32	-30.5	-	dBm
	GRF_MID, GSM850 and GSM900 bands Blocker @ 3 Mhz from carrier		-28.5	-27	-	dBm
	GRF_MID, GSM900 band Blocker @ 10 Mhz from carrier		-28	-27	-	dBm
	GRF_MID, GSM850 band Blocker @ 20 Mhz from carrier		-25	-24	-	dBm
	GRF_MID, GSM900 band Blocker @ 20 Mhz from carrier		-26	-25	-	dBm
	GRF_MID, DCS1800 band Blocker @ 20 Mhz from carrier		-30	-29	-	dBm
	GRF_MID, PCS1900 band Blocker @ 20 Mhz from carrier		-26	-25	-	dBm
	GRF_MID, DCS1800 band Blocker @ 100 Mhz from carrier		-26	-25	-	dBm
	Noise figure in blocking conditions ^{87:88}	LNAGSMN/P pins, GSM900 band, G_MID*		-		10.9
LNAGSMN/P pins, GSM850 band, G_MID* ⁴²			-		11.1	dB
LNADCSN/P pins, DCS band, G_MID*			-		10.9	dB
LNAPCSN/P pins, PCS band, G_MID*			-		10.9	dB
LO/4 feedthrough at RF port ⁸⁹	LNAGSMN/P pins, GSM850 band, G_MID* LNAGSMN/P pins, GSM900 band, G_MID*		-	-	-74	dBm

⁸⁶ From 50Ω single ended voltage source output (matched to LNA differential input) to one receiver differential output. See Annex 2 (page 60) for more details.

⁸⁷ NF is measured from LNA matched differential input to one receiver differential output (IN/P or QN/P pins). Matching losses with low Q components are included. Noise is averaged over 1kHz to 100kHz.

⁸⁸ Blocking signal power level and its frequency offset from carrier are defined in

Table 1.

⁸⁹ LO is the frequency delivered by the VCO RX.



LO/2 feedthrough at RF port ⁴³	LNADCSN/P pins, DCS band, G_MID* LNAPCSN/P pins, PCS band, G_MID*	-	-	-74	dBm
Static differential DC offset	On IN/P or QN/P path, G_MID* LNA is OFF 600 kHz blocker applied at LNA input ⁴⁶ After DC offset compensation	-	-	80	mV
	On IN/P or QN/P path Static DC offset calibrated, G_MID* LNA is switched on after calibration 3Mhz blocker is applied at LNA input ⁹⁰	-	-	180	mV
Time-varying differential DC offset	On IN/P or QN/P path Static DC offset calibrated, G_MID* LNA is switched on after calibration AM suppression ETSI test case ⁹¹			0.5	DC ratio ⁹²

Low band GSM850-GSM900 LNA (LNAGSM) + IQ demodulator (MIXGSM)

RF input return loss	LNAGSMN/P Voltage gain = GRF_MID		-	-	-10	dB
Voltage gain ⁹³	Intermediate gain mode ⁹⁴	GRF_MID	18	20	22	dB
Noise figure ⁹⁵	GSM850 or GSM900 band, Voltage gain=GRF_MID				8.8	dB
Input 1dB blocking compression point	GRF_MID, GSM850 and GSM900 bands Blocker @ 3 Mhz from carrier		-28	-27	-	dBm
	Voltage gain= GRF_MID GSM900 band Blocker @ 10 Mhz from carrier		-28	-27	-	dBm
	Voltage gain= GRF_MID GSM850 band Blocker @ 20 Mhz from carrier		-25	-24	-	dBm
	Voltage gain= GRF_MID GSM900 band Blocker @ 20 Mhz from carrier		-26	-25	-	dBm
Noise figure in blocking conditions ⁹⁶	GSM900 band, Voltage gain=GRF_MID		-		8.6	dB
	GSM850 band, Voltage gain=GRF_MID		-		8.8	dB
LO/4 feedthrough at RF port ⁹⁷	GSM850 and GSM900 bands Voltage gain= GRF_MID		-	-	-74	dBm

DCS LNA (LNADCS) + IQ demodulator(MIXDCS)

RF input return loss	LNAGSMN/P Voltage gain = GRF_MID		-	-	-10	dB
----------------------	-------------------------------------	--	---	---	-----	----

⁹⁰ See

Table 1 for blocker level specification.

⁹¹ See Table 2 for AM suppression test case definition

⁹² DC ratio = [Time-varying differential DC offset]/ [Vpeak(useful signal)]

⁹³ From 50Ω single ended voltage source output (matched to LNA differential input) to one IQ demodulator differential output (MIXIN/P or MIXQN/P internal pads). See Annex 2 (page 60) for more details.

⁹⁴ A 6 dB gain switch is implemented in the LNA.

⁹⁵ NF is measured from LNA matched differential input to one receiver differential output (MIXIN/P or MIXQN/P internal pads). Matching losses with low Q components are included. Noise is averaged over 1kHz to 100kHz.

⁹⁶ These figure are given for design purpose. They do not include LO phase noise contribution.

⁹⁷ LO is the frequency delivered by the VCO RX.



Voltage gain ⁹⁸	Intermediate gain mode ⁹⁹	GRF_MID	18	20	22	dB
Noise figure ¹⁰⁰	Voltage gain=GRF_MID		-		8.6	dB
Input 1dB blocking compression point	Voltage gain= GRF_MID Blocker @ 3 Mhz from carrier		-31	-30		dBm
	Voltage gain= GRF_MID Blocker @ 20 Mhz from carrier		-30	-29	-	dBm
	Voltage gain= GRF_MID Blocker @ 100 Mhz from carrier		-26	-25		dBm
Noise figure in blocking conditions ¹⁰¹	Voltage gain=GRF_MID		-		8.6	dB
LO/2 feedthrough at RF port ¹⁰²	Voltage gain= GRF_MID		-	-	-74	dBm

PCS LNA (LNAPCS) + IQ demodulator (MIXPCS)

Voltage gain ¹⁰³	Intermediate gain mode ¹⁰⁴	GRF_MID	18	20	22	dB
Noise figure ¹⁰⁵	Voltage gain=GRF_MID		-		8.6	dB
RF input return loss	LNAPCSN/P pins Voltage gain= GRF_MID		-	-	-10	dB
Input 1dB blocking compression point	Voltage gain= GRF_MID Blocker @ 3 Mhz from carrier		-31	-30	-	dBm
	Voltage gain= GRF_MID Blocker @ 20 Mhz from carrier		-26	-25	-	dBm
LO/2 feedthrough at RF port ¹⁰⁶	Voltage gain= GRF_MID		-	-	-74	dBm
Noise figure in blocking conditions ¹⁰⁷	Voltage gain=GRF_MID		-		8.6	dB

DC offset compensation system: same specification applied for RF Gain=GRF_MID or RF Gain=GRF_HIGH.

⁹⁸ From 50Ω single ended voltage source output (matched to LNA differential input) to one IQ demodulator differential output (MIXIN/P or MIXQN/P internal pads). See Annex 2 (page 60) for more details.

⁹⁹ A 6 dB gain switch is implemented in the LNA.

¹⁰⁰ NF is measured from LNA matched differential input to one receiver differential output (MIXIN/P or MIXQN/P internal pads). Matching losses with low Q components are included. Noise is averaged over 1kHz to 100kHz.

¹⁰¹ These figure are given for design purpose. They do not include LO phase noise contribution.

¹⁰² LO is the frequency delivered by the VCO RX.

¹⁰³ From 50Ω single ended voltage source output (matched to LNA differential input) to one IQ demodulator differential output (MIXIN/P or MIXQN/P internal pads). See Annex 2 (page 60) for more details.

¹⁰⁴ A 6 dB gain switch is implemented in the LNA.

¹⁰⁵ NF is measured from LNA matched differential input to one receiver differential output (MIXIN/P or MIXQN/P internal pads). Matching losses with low Q components are included. Noise is averaged over 1kHz to 100kHz.

¹⁰⁶ LO is the frequency delivered by the VCO RX.

¹⁰⁷ These figure are given for design purpose. They do not include LO phase noise contribution.



Useful bits for interferer detection control:**Within REG_RX register:**

Some bits are dedicated to read/reset the “interferer detector” results and to program the RF gain in “intermediate mode”.

Bit	Name	Description	Value at reset
10:9	RF_GAIN	00: low RF gain (<i>GRF_LOW</i>) 01: intermediate RF gain (<i>GRF_MID</i>) 10: reserved 11: high RF gain (<i>GRF_HIGH</i>)	11
7	READ_EN	0: Data serialized on SIOOUT pin are 0 1: Data serialized on SIOOUT pin are REG_RX content => this enables the reading of BLOCK_DETECT value by the Digital base band chip.	0
6	RST_BLOCK_DETECT[1]	0: no action 1: Reset BLOCK_DETECT[1] ¹⁰⁸	0
5	RST_BLOCK_DETECT[0]	0: no action 1: Reset BLOCK_DETECT[0]	0
4	BLOCK_DETECT[1]	Result of interferer detection on the current and last RX burst. Those bits are READ ONLY ¹⁰⁹ .	0
3	BLOCK_DETECT[0]		0

Within REG_PWR register:

Bit <12:11> are used to power on and off the interferer detection system

Bit	Name	Description	Value at reset
12:11	RX_MODE	00: Receiver +interferer detection system are OFF 01: Receiver is ON (RX mode A) 10: Receiver +interferer detection system is ON (RX mode B1) 11: Receiver +interferer detection system is ON (RX mode B2)	00

Table 4 Receive Mode description

Mode	Receiver status	Interferer detector
RX mode A	Receiver is ON i.e RX path (LNA, mixer, VGA) and RX synthesizer are ON.	OFF
RX mode B1		Interferer detector is ON and detection result is stored in REG_RX bit#3 at the end of the RX window
RX mode B2		Interferer detector is ON and detection result is stored in REG_RX bit#4 at the end of the RX window

¹⁰⁸ RST_BLOCK_DETECT[1:0] are TOGGLE bits, no need to write 0!

¹⁰⁹ BLOCK_DETECT content is updated according interferer detection value during each RX burst (mode B). BLOCK_DETECT cannot be directly updated by user using serial interface, but can be forced to 0 by setting RST_BLOCK_DETECT bits to 1. BLOCK_DETECT is also reset by RESETZ pin.

