Application Notes

System transitions in IOTA Rev 1.0

File: M:\lota\Application Notes\System_transition.doc

Department: EWTBU

	Originator	Approval	Quality
Name	Cardi.D	Perney.Ph	Rouchouse.D
Date	04/02/02	04/02/02	04/02/02
Signature			



TI – Proprietary Information – Strictly Private

PAGE: 1/11

UNDER NON DISCLOSURE AGREEMENT

PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

HISTORY

Version	Date	Author	Notes
Ver: 1.0	4/2/02	Cardi.D	1
Ver: 2.0			2
Ver: 3.0			3
Ver: 4.0			4

NOTES :

- 1. Creation
- 2.
- 3.
- 4.

GLOSSARY

REFERENCE DOCUMENTS

TWL3104 Specification Ver1.0 Calypso/lota/Clara System application note APN0 Ver1.1

TABLE OF CONTENT

	GLOSSARY	2
	REFERENCE DOCUMENTS	2
	TABLE OF CONTENT	2
	LIST OF FIGURES	2
1	POWER ON	3
2	POWER OFF	4
3	SWITCH ON	5
4	SWITCH OFF	7
5	SLEEP ON	8
6	SLEEP OFF	9

LIST OF FIGURES



TI – Proprietary Information – Strictly Private

PAGE: 2/11

UNDER NON DISCLOSURE AGREEMENT

PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

This document describes the different IOTA system transitions and their associated timing charts. It has been done with an EMI_CONSO board including IOTA and CALYPSO devices.

1 POWER ON

This transition characterizes the insertion and the presence of the Main Battery higher than 3.2V. The mobile passes from the NO SUPPLY state to the OFF state. The RSPWON signal goes high when the RTC regulator reaches his nominal regulated voltage. This is to allow the RTC, 32k oscillator and VRPC state machine resets.

The ON_nOFF signal stays at low logical level cause there is no SWITCH ON condition.





TI – Proprietary Information – Strictly Private

PAGE: 3/11

UNDER NON DISCLOSURE AGREEMENT

PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

2 POWER OFF

It is characterized by the removal of the battery. The mobile passes in the NO SUPPLY state.





TI – Proprietary Information – Strictly Private

PAGE: 4/11

UNDER NON DISCLOSURE AGREEMENT

PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

3 SWITCH ON

Switch on is possible when a charged MB higher than 3.2V powers the system. There are four SWITCH ON events that allow the mobile to exit the OFF state and enter into ACTIVE state:

- Falling edge on the lota PWRON pin
- Falling edge on the lota RPWRONZ pin.
- Rising edge on ITWAKEUP pin
- Voltage on CHG pin higher than the voltage on VBAT pin (charger insertion).

The ON_nOFF signal becomes high after the lota power management sequence is completed. (All LDOs are enabled, and deliver requested supply) (See on the next page, the chronogram of the SWITCH ON sequence)



 Δ T= 65ms =T_debouncing + T_band-gap-set-up-time + T_core&IO-LDOs-set-up-time



TI – Proprietary Information –Strictly Private

PAGE: 5/11

UNDER NON DISCLOSURE AGREEMENT

PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

|--|

- <u>26v</u>				
SII Internal Reset POR	ENABLE BANDGAP VBAT-32V7	ENABLE VRDBB.VRMEM.VRRAM.VRABB	ENABLE VRD LDO OK?	ON LOFF-1 ACTIVE
VRRTC				
CLK32K_OUT(from Calipro)	A Single Setup the Bandgap setup the	€ 650usec		00000000000000000000000000000000000000
VREF (baldgar)				
VRD88,VRMEM,VRRAM,VRD88				
VRD				
ON_IOFF				
ABB_RSTZ				
<	CALVPSO SPLIT POWER ACTIVE			SPLIT RING OPEN
	ULPD IDLE			ULPD ACTIVE

lota first start upon a pwon button press

Chronogram of the switch ON sequence



TI – Proprietary Information – Strictly Private PAGE: 6/11

UNDER NON DISCLOSURE AGREEMENT

PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

4 SWITCH OFF

This transition is initiated by a specific user action consisting in ON/OFF button push. This action generates a falling edge on the lota PWRON pin. If the PWRON pin level is still low after a HW de-bouncing period, lota asserts an INT2 request to Calypso. This interrupt is acknowledged by the DBB which starts the SW switch off sequence, disabling lota modules, terminating it by the write in the VRPCDEV register of the DEVOFF bit. The ON_nOFF signal is forced at low level. The mobile passes in the OFF state.

The system goes also in OFF mode in case of a low main battery (<2.8V). In that case, the ABB sends an INT1 (remaining low) to the DBB, instead of the INT2 signal, signaling an emergency is occurring. From the ACTIVE mode, the mobile passes in the BACKUP mode or the NO-SUPPLY mode, depending on the presence of a charged back -up battery. The SWITCH OFF sequence remains the same, after sending the INT1, the DBB has 5*Tck32k to treat the interrupt, to start the SW system configuration to enter the new mode. After this delay, the ON_nOFF signal is set to logic zero, LDOs are disabled.





TI – Proprietary Information – Strictly Private

PAGE: 7/11

UNDER NON DISCLOSURE AGREEMENT

PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

rev 1.0

5 SLEEP ON

This transition is initiated on application SW decision. Valid conditions to enter into the SLEEP state are evaluated by the activity management part of theapplication SW in terms of number of frames in which no system activity is required.



Fig 5.1 SLEEP ON transition

Table 5-1 SLEEP ON timing description

	Min	Тур	Max	Units	Description
T ₁		SW +1		T _{32k}	Time from AFC disable to ULPD switch on 32KHz (1)
T ₂		3		T _{32k}	ULPD SM execution time (switch32k,cut 13M, cut RF)
T ₃		TBD		T _{32k}	VCTXO disable time (2)
T_4	12		508	T _{32k}	DLYSLP counter delay (3)

- (1) This time interval is SW dependent. Application SW must take care of shortening as much as possible this timing in order to minimize GSM time synchronization error. AFC control of 13MHz is no longer present but the 13 MHz clock is still used as reference for the GSM time.
- (2) This time interval depends on VCTXO type.
- (3) This delay must be greater than the sum T₁+T₂+T₃. This to ensure proper power supply during transition phase. Iota LDO's switch to SLEEP mode has to be executed only when the whole system is in a low current consumption state. This delay is variable, given by the formula [SLPDLY(4..0)*16+12]*TCk32K.



TI – Proprietary Information – Strictly Private

PAGE: 8/11

UNDER NON DISCLOSURE AGREEMENT

PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

6 SLEEP OFF

SLEEP OFF transition leading to the ACTIVE state is generated either by an ITWAKEUP signal going from the DBB to the ABB or by one of the switch on conditions described for the SWITCH ON transition.



TI – Proprietary Information – Strictly Private

PAGE: 9/11

UNDER NON DISCLOSURE AGREEMENT

PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.



PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.

Table 6-1SLEEP OFF	Timing des	scriptions
--------------------	------------	------------

	Min	Тур	Max	Units	Description
T ₁	1	1000	4096	T _{32k}	Setup RF time
T ₂	1	31	4096	T _{32k}	Setup VCTXO time
T ₃	1	490	4096	T _{32k}	Setup SLICER time
T_4	1	31	64	T _{32k}	Setup CLOCK_13 MHz time
T_5		20		T _{TCXO}	Time from FDP high to MCU code execution
T_6		3		T _{TCXO}	Time from FDP high to 13MHz available to MCU
T ₇		2		T _{32k}	Time from ITWAKEUP detection and lota LDO enable
T ₈		151		T _{32k}	lota main LDO turn on time from SLEEP mode
T ₉	5 ms		15	ms	AFC setup time
T ₁₀		10	55 ²	ms	CLARA LDO turn on time

The only timing constraint from system point of view is that T_8 lota LDO's turn on time from SLEEP mode needs to be shorter than T_1+T_2 . Is after that time interval, at VCTXO enable, that the system starts to sink more than the SLEEP current from lota LDO's. Thus, at that time, they have to be already able to support ACTIVE mode current.

¹ Typical value with speed-up enable ² Max value with speed-up disabled



TI – Proprietary Information – Strictly Private

PAGE: 11/11

UNDER NON DISCLOSURE AGREEMENT

PRELIMINARY documents contain information on a product under development and is issued for evaluation purposes only. Features characteristic data and other information are subject to change.