FreeCalypso > hg > freecalypso-sw
view loadtools/scripts/compal.config @ 923:10b4bed10192
gsm-fw/L1: fix for the DSP patch corruption bug
The L1 code we got from the LoCosto fw contains a feature for DSP CPU load
measurement. This feature is a LoCosto-ism, i.e., not applicable to earlier
DBB chips (Calypso) with their respective earlier DSP ROMs. Most of the
code dealing with that feature is conditionalized as #if (DSP >= 38),
but one spot was missed, and the MCU code was writing into an API word
dealing with this feature. In TCS211 this DSP API word happens to be
used by the DSP code patch, hence that write was corrupting the patched
DSP code.
author | Mychaela Falconia <falcon@ivan.Harhan.ORG> |
---|---|
date | Mon, 19 Oct 2015 17:13:56 +0000 |
parents | d8a120647649 |
children |
line wrap: on
line source
# This configuration is intended to be applicable to all of C11x, C123, # C139 and C140. The "plain" version of compalstage selected below # should work for all C11x/123; it will also work on C139/140 phones # that had the simpler boot code flashed into them, as will be used for # FreeCalypso. When running loadtools with this config on C139/140 # phones that still have the "official" fw in them, one will need to # specify -h compal -c 1003 to use the inefficient ~15 KiB version of # compalstage. compal-stage plain # Whether we are breaking in through compalstage (as above) or through # tfc139, the re-enabled Calypso boot ROM is used to load our loadagent # into IRAM. The boot ROM will autodetect the Calypso input clock as # 26 MHz (physical reality) when entered through compalstage, or as # 13 MHz when entered through tfc139 - the latter results from the # original fw setting bit 7 in the FFFF:FD02 register (VTCXO_DIV2), # which the boot ROM does not clear. # # However, the following configuration will result in the ARM core # being clocked at 52 MHz in both cases. pll-config 4/1 rhea-cntl 0x00 # The remaining settings are carried out via loadagent commands init-script compal.init # Flash: use CFI autodetection, 4 MiB max # mapped at 0, see compal.init for the explanation flash cfi-4M 0 boot-reflash-hack 0x820000 0x10000 # Perform a Iota poweroff when we are done exit-mode iota-off