FreeCalypso > hg > freecalypso-sw
annotate gsm-fw/nucleus/demo/calirq.h @ 409:23ab8fe81764
Intel flash: unlock command implemented
| author | Michael Spacefalcon <msokolov@ivan.Harhan.ORG> | 
|---|---|
| date | Tue, 17 Jun 2014 03:18:02 +0000 | 
| parents | afceeeb2cba1 | 
| children | 
| rev | line source | 
|---|---|
| 79 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 1 /* | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 2 * Definitions for Calypso IRQ numbers and the related registers | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 3 * Added to the FreeNucleus Calypso port by Spacefalcon the Outlaw. | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 4 * | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 5 * This header is usable from both .c and .S source files. | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 6 */ | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 7 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 8 #ifndef _CALYPSO_IRQ_H | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 9 #define _CALYPSO_IRQ_H | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 10 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 11 #define IRQ_WATCHDOG 0 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 12 #define IRQ_TIMER1 1 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 13 #define IRQ_TIMER2 2 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 14 #define IRQ_TSP_RX 3 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 15 #define IRQ_TPU_FRAME 4 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 16 #define IRQ_TPU_PAGE 5 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 17 #define IRQ_SIMCARD 6 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 18 #define IRQ_UART_MODEM 7 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 19 #define IRQ_KEYPAD_GPIO 8 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 20 #define IRQ_RTC_TIMER 9 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 21 #define IRQ_RTC_ALARM_I2C 10 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 22 #define IRQ_ULPD_GAUGING 11 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 23 #define IRQ_EXTERNAL 12 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 24 #define IRQ_SPI 13 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 25 #define IRQ_DMA 14 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 26 #define IRQ_API 15 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 27 #define IRQ_SIM_DETECT 16 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 28 #define IRQ_EXTERNAL_FIQ 17 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 29 #define IRQ_UART_IRDA 18 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 30 #define IRQ_ULPD_GSM_TIMER 19 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 31 #define IRQ_GEA 20 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 32 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 33 #define MAX_IRQ_NUM 20 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 34 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 35 #define INTH_BASE_ADDR 0xFFFFFA00 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 36 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 37 #ifdef __ASSEMBLER__ | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 38 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 39 /* | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 40 * Assembly source with cpp | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 41 * | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 42 * The most convenient way to access registers like these from ARM | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 43 * assembly is to load the base address of the register block in some | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 44 * ARM register, using only one ldr rN, =xxx instruction and only one | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 45 * literal pool entry, and then access various registers in the block | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 46 * from the same base using the immediate offset addressing mode. | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 47 * | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 48 * Here we define the offsets for the usage scenario above. | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 49 */ | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 50 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 51 #define IT_REG1 0x00 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 52 #define IT_REG2 0x02 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 53 #define MASK_IT_REG1 0x08 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 54 #define MASK_IT_REG2 0x0A | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 55 #define IRQ_NUM 0x10 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 56 #define FIQ_NUM 0x12 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 57 #define IRQ_CTRL 0x14 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 58 #define ILR_OFFSET 0x20 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 59 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 60 #else | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 61 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 62 /* | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 63 * C source | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 64 * | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 65 * For access from C, we define the layout of the INTH register block | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 66 * as a struct, and then define a pleudo-global-var for easy "volatile" | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 67 * access. | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 68 */ | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 69 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 70 struct inth_regs { | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 71 unsigned short it_reg1; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 72 unsigned short it_reg2; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 73 unsigned short pad1[2]; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 74 unsigned short mask_it_reg1; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 75 unsigned short mask_it_reg2; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 76 unsigned short pad2[2]; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 77 unsigned short irq_num; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 78 unsigned short fiq_num; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 79 unsigned short irq_ctrl; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 80 unsigned short pad3[5]; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 81 unsigned short ilr_irq[MAX_IRQ_NUM+1]; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 82 }; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 83 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 84 #define INTH_REGS (*(volatile struct inth_regs *) INTH_BASE_ADDR) | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 85 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 86 /* | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 87 * C code can now access INTH registers like this: | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 88 * | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 89 * old_mask = INTH_REGS.mask_it_reg1; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 90 * INTH_REGS.mask_it_reg1 = new_mask; | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 91 */ | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 92 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 93 #endif | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 94 | 
| 
947b1f473960
beginning of nuc-fw
 Michael Spacefalcon <msokolov@ivan.Harhan.ORG> parents: diff
changeset | 95 #endif /* _CALYPSO_IRQ_H */ | 
