view README @ 90:e8ce3b688723

venus/doc/Flash+RAM: R372 addition documented
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 10 Dec 2021 23:00:44 +0000
parents 0401fe6893ea
children
line wrap: on
line source

This Hg source repository contains work in progress towards schematic-level
design of FreeCalypso Venus GSM phone handset prototype and development board.
Instead of graphical schematics, we use our own in-house board-level hardware
design language (ueda, based on structural subset of Verilog), but aside from
the different form of representation, this level of design is equivalent to
schematics.