view venus/src/periph/bl_current_select.v @ 47:9f5a3567d699

progress toward LCD integration
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 27 Nov 2021 02:09:46 +0000
parents
children
line wrap: on
line source

module bl_current_select (GND, Vio, BL_GPIO11, BL_GPIO12, SET);

input GND, Vio;
input BL_GPIO11, BL_GPIO12;
output SET;

wire buf_out_GPIO11, buf_out_GPIO12;

/* U403 buffer common part */
logic_ic_common U403_common (.Vcc(Vio), .GND(GND));

/* bypass capacitor */
capacitor U403_bypass (Vio, GND);

/* buffer slots */
buffer_slot_3state buf_GPIO11 (.A(Vio), .nOE(BL_GPIO11), .Y(buf_out_GPIO11));
buffer_slot_3state buf_GPIO12 (.A(Vio), .nOE(BL_GPIO12), .Y(buf_out_GPIO12));

/* MAX1916 current control resistors */
resistor R_fixed  (Vio, SET);
resistor R_GPIO11 (buf_out_GPIO11, SET);
resistor R_GPIO12 (buf_out_GPIO12, SET);

endmodule