annotate targets/tangomdm.h @ 268:f2e52cab0a73

abb_inth.c: check all interrupt causes, not just one The original code used if - else if - else if etc constructs, thus the first detected interrupt was the only one handled. However, Iota ITSTATREG is a clear-on-read register, thus if we only handle the first detected interrupt and skip checking the others, then the other interrupts will be lost, if more than one interrupt happened to occur in one ABB interrupt handling cycle - a form of rare race condition. Change the code to check all interrupts that were read in this cycle.
author Mychaela Falconia <falcon@freecalypso.org>
date Sun, 13 Jun 2021 18:17:53 +0000
parents 10b3a6876273
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
18
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 #define CONFIG_TARGET_TANGO 1
267
10b3a6876273 fc-target.h preprocessor symbols: introduce CONFIG_TARGET_LEO_RFFE
Mychaela Falconia <falcon@freecalypso.org>
parents: 18
diff changeset
2 #define CONFIG_TARGET_LEO_RFFE 1
18
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 #define CONFIG_GPIO046_OUTPUTS 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 #define CONFIG_TANGO_MODEM 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 #define CONFIG_MCSI_MODEM 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 #define CONFIG_GPIO1_HIGH 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 #define GPIO1_SPEAKER_CTRL 0
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 #define UARTFAX_CLASSIC_DTR_DCD 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 #define TARGET_HAS_PWL 1