annotate targets/c139.h @ 268:f2e52cab0a73

abb_inth.c: check all interrupt causes, not just one The original code used if - else if - else if etc constructs, thus the first detected interrupt was the only one handled. However, Iota ITSTATREG is a clear-on-read register, thus if we only handle the first detected interrupt and skip checking the others, then the other interrupts will be lost, if more than one interrupt happened to occur in one ABB interrupt handling cycle - a form of rare race condition. Change the code to check all interrupts that were read in this cycle.
author Mychaela Falconia <falcon@freecalypso.org>
date Sun, 13 Jun 2021 18:17:53 +0000
parents 1d88c6370725
children a72feaed133a
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
18
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 #define CONFIG_TARGET_C139 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 #define CONFIG_TARGET_C1XX 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 #define CONFIG_TARGET_COMPAL 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 #define USE_TSPACT2_FOR_TXLOW 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 #define GPIO1_SPEAKER_CTRL 0
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 #define UARTFAX_CLASSIC_DTR_DCD 0