annotate targets/luna1.h @ 249:00767f051056

components/etm: rm modules for ATP and LCC
author Mychaela Falconia <falcon@freecalypso.org>
date Wed, 12 May 2021 03:06:34 +0000
parents 1d88c6370725
children 160a5b3a076c
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
18
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 #define CONFIG_TARGET_LUNA 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 #define CONFIG_TARGET_TANGO 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 #define CONFIG_GPIO046_OUTPUTS 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 #define CONFIG_MCSI_UNUSED 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 #define CONFIG_GPIO1_HIGH 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 #define CONFIG_GPIO3_OUTPUT 1
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 #define GPIO1_SPEAKER_CTRL 0
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 #define UARTFAX_CLASSIC_DTR_DCD 0
1d88c6370725 targets/*.h: import from Magnetite
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 #define TARGET_HAS_PWL 1