log

age author description
Wed, 29 Jul 2020 15:53:57 +0000 Mychaela Falconia duart28c/src/Makefile: U7.slotmap dependency was missed
Wed, 29 Jul 2020 07:59:20 +0000 Mychaela Falconia duart28c: new parts added to netlist
Wed, 29 Jul 2020 07:30:45 +0000 Mychaela Falconia duart28c/src/primitives: OD buffer pieces added
Wed, 29 Jul 2020 07:27:14 +0000 Mychaela Falconia duart28c: 74LVC2G07 pinout captured
Wed, 29 Jul 2020 07:21:04 +0000 Mychaela Falconia duart28c MCL: new components added
Wed, 29 Jul 2020 07:08:28 +0000 Mychaela Falconia duart28c: started with a copy from duart28
Tue, 28 Jul 2020 17:54:56 +0000 Mychaela Falconia duart28: another U5 slot change
Tue, 28 Jul 2020 17:01:37 +0000 Mychaela Falconia duart28: U5 & U6 slot change by PCB layout engineer
Fri, 24 Jul 2020 23:27:57 +0000 Mychaela Falconia duart28/how-to-compile added
Fri, 24 Jul 2020 23:23:42 +0000 Mychaela Falconia duart28/pcb: starting point for layout job
Fri, 24 Jul 2020 20:22:36 +0000 Mychaela Falconia duart28/design-spec: layout instructions added
Fri, 24 Jul 2020 20:21:54 +0000 Mychaela Falconia duart28/src/Makefile: added dependency on U[56].slotmap
Fri, 24 Jul 2020 20:20:55 +0000 Mychaela Falconia duart28/src/MCL: value attribute was wrong on the tantalum cap
Thu, 23 Jul 2020 19:49:00 +0000 Mychaela Falconia duart28/design-spec: circuit description should be complete
Thu, 23 Jul 2020 18:14:16 +0000 Mychaela Falconia duart28/design-spec: re-measured partial power-down current
Thu, 23 Jul 2020 06:59:32 +0000 Mychaela Falconia duart28/design-spec: coming along
Tue, 14 Jul 2020 19:01:29 +0000 Mychaela Falconia duart28/design-spec: minor fixes in the so-far-written section
Tue, 14 Jul 2020 07:40:42 +0000 Mychaela Falconia duart28/design-spec started
Sun, 05 Jul 2020 00:10:45 +0000 Mychaela Falconia duart28/src/Makefile: netlist MCL binding added
Sat, 04 Jul 2020 23:37:47 +0000 Mychaela Falconia duart28 MCL: resistors captured
Sat, 04 Jul 2020 22:02:49 +0000 Mychaela Falconia duart28: added bypass caps on FT2232D VCCIOA & VCCIOB
Sat, 04 Jul 2020 21:50:10 +0000 Mychaela Falconia duart28 MCL: capacitors captured
Mon, 29 Jun 2020 03:15:08 +0000 Mychaela Falconia duart28: U5 & U6 preliminary slotmaps
Sun, 28 Jun 2020 22:06:24 +0000 Mychaela Falconia duart28: new design ideas
Sat, 13 Jun 2020 18:12:28 +0000 Mychaela Falconia duart28 MCL: ferrite bead defined
Sat, 13 Jun 2020 17:46:18 +0000 Mychaela Falconia duart28 MCL: crystal defined
Sat, 13 Jun 2020 06:57:04 +0000 Mychaela Falconia duart28 MCL: beginning of hier= mapping
Sat, 13 Jun 2020 06:46:05 +0000 Mychaela Falconia duart28/src/vsrc/board.v: aux_5V added
Sat, 13 Jun 2020 06:38:05 +0000 Mychaela Falconia duart28: vsrc passes sverp
Sat, 13 Jun 2020 05:28:01 +0000 Mychaela Falconia duart28/src/primitives: adapted from fc-uja
Sat, 13 Jun 2020 05:18:55 +0000 Mychaela Falconia duart28 MCL: added 2-pin header for misc-use 5V
Sat, 13 Jun 2020 05:12:39 +0000 Mychaela Falconia duart28 project started
Sat, 09 May 2020 08:13:26 +0000 Mychaela Falconia lunakpd1/pcb/Makefile added
Sat, 09 May 2020 08:08:42 +0000 Mychaela Falconia lunakpd1.pcb complete
Sat, 09 May 2020 06:40:15 +0000 Mychaela Falconia lunakpd1.pcb: keypad layout complete
Sat, 09 May 2020 06:08:40 +0000 Mychaela Falconia lunakpd1: beginning of sensible layout
Sat, 09 May 2020 05:11:54 +0000 Mychaela Falconia lunakpd1 placetool written
Sat, 09 May 2020 04:00:24 +0000 Mychaela Falconia lunakpd1.pcb started
Sat, 09 May 2020 00:38:07 +0000 Mychaela Falconia lunakpd1 project started
Fri, 03 Apr 2020 00:02:03 +0000 Mychaela Falconia lunalcd1/pcb/Makefile added
Thu, 02 Apr 2020 23:26:47 +0000 Mychaela Falconia lunalcd1.pcb: should be complete
Thu, 02 Apr 2020 22:41:19 +0000 Mychaela Falconia lunalcd1.pcb: layout started, close to complete
Thu, 02 Apr 2020 18:25:19 +0000 Mychaela Falconia lunalcd1: added pull-down resistor on BL_EN line
Wed, 01 Apr 2020 21:14:56 +0000 Mychaela Falconia lunalcd1: updated footprint for LDO regulator
Wed, 01 Apr 2020 21:13:21 +0000 Mychaela Falconia lunalcd1: backlight resistors changed to 38.3R
Wed, 01 Apr 2020 16:52:34 +0000 Mychaela Falconia lunalcd1/src/MCL: use new FPC connector + LCD module footprint
Sun, 22 Mar 2020 03:19:38 +0000 Mychaela Falconia lunalcd1 board project started
Tue, 10 Dec 2019 06:56:59 +0000 Mychaela Falconia mmtb1/pcb: added Makefile for fab output generation
Tue, 10 Dec 2019 06:51:02 +0000 Mychaela Falconia mmtb1.pcb: silk text markings added
Tue, 10 Dec 2019 06:12:04 +0000 Mychaela Falconia mmtb1.pcb: DRC fixed to pass
Mon, 21 Oct 2019 01:02:20 +0000 Mychaela Falconia .hgignore added, based on freecalypso-schem version
Mon, 21 Oct 2019 00:53:38 +0000 Mychaela Falconia fc-small-hw separated from old freecalypso-schem repo