FreeCalypso > hg > fc-magnetite
view src/cs/layer1/gtt_include/l1gtt_defty.h @ 635:baa0a02bc676
niq32.c DTR handling restored for targets that have it
TI's original TCS211 fw treated GPIO 3 as the DTR input (wired so on C-Sample
and D-Sample boards, also compatible with Leonardo and FCDEV3B which have a
fixed pull-down resistor on this GPIO line), and the code in niq32.c called
UAF_DTRInterruptHandler() (implemented in uartfax.c) from the
IQ_KeypadGPIOHandler() function. But on Openmoko's GTA02 with their official
fw this GPIO is a floating input, all of the DTR handling code in uartfax.c
including the interrupt logic is still there, but the hobbled TCS211-20070608
semi-src delivery which OM got from TI contained a change in niq32.c (which
had been kept in FC until now) that removed the call to
UAF_DTRInterruptHandler() as part of those not-quite-understood "CC test"
hacks.
The present change fixes this bug at a long last: if we are building fw for a
target that has TI's "classic" DTR & DCD GPIO arrangement (dsample, fcmodem and
gtm900), we bring back all of TI's original code in both uartfax.c and niq32.c,
whereas if we are building fw for a target that does not use this classic GPIO
arrangement, the code in niq32.c goes back to what we got from OM and all
DTR & DCD code in uartfax.c is conditioned out. This change also removes the
very last remaining bit of "CC test" bogosity from our FreeCalypso code base.
| author | Mychaela Falconia <falcon@freecalypso.org> |
|---|---|
| date | Sun, 19 Jan 2020 01:41:35 +0000 |
| parents | 945cf7f506b2 |
| children |
line wrap: on
line source
/************* Revision Controle System Header ************* * GSM Layer 1 software * L1GTT_DEFTY.H * * Filename l1gtt_defty.h * Copyright 2003 (C) Texas Instruments * ************* Revision Controle System Header *************/ #ifndef _L1GTT_DEFTY_H_ #define _L1GTT_DEFTY_H_ #if (L1_GTT == 1) // GTT L1A/L1S COM structure //--------------------------- typedef struct { BOOL start; BOOL stop; } T_GTT_COMMAND; typedef struct { UWORD8 scen_enable; UWORD16 rate; } T_GTT_TEST; typedef struct { T_GTT_TEST test; T_GTT_COMMAND command; } T_GTT_TASK; // FIFO structure //---------------- #if (CODE_VERSION == SIMULATION) // DSP address do not exist --> 32-bit addresses typedef struct { API *ptr_read; //API pointer to current data to read API *ptr_write; //API pointer to free area to write to API *buffer_start; //pointer to start UWORD16 buffer_length; //length of buffer } T_TTY_FIFO_struct; #else typedef struct { API ptr_read; //API pointer to current data to read API ptr_write; //API pointer to free area to write to API buffer_start; //pointer to start API buffer_length; //length of buffer } T_TTY_FIFO_struct; #endif // GTT test data //-------------- typedef struct { UWORD16 scen_index; UWORD16 scen_length; char *scen_ptr; UWORD8 chars_to_push; UWORD16 frame_count; } T_GTT_TEST_L1S; #endif #endif //_L1GTT_DEFTY_H_
