view cdg-hybrid/fflags.h @ 605:07d0dc4431f4

bootloader.s: same MEMIF fix as in int.s plus DPLL BYPASS fix Both MEMIF and DPLL settings are now the same between int.s and bootloader.s assembly code paths. Previously bootloader.s was setting DPLL BYPASS /2 mode, which persisted until _INT_Initialize code with the bootloader body omitted, or was changed to /1 in the hardware init function in the bootloader.lib:start.obj module.
author Mychaela Falconia <falcon@freecalypso.org>
date Mon, 17 Jun 2019 18:40:32 +0000
parents e7a67accfad9
children
line wrap: on
line source

/*
 * This version of fflags.h (ccdgen config file) is a FreeCalypso concoction.
 * Here I set all feature flags to OFF in order to create a configuration
 * that mimics the TCS211 program.
 */

#undef  FF_PS_RSSI
#undef  SIM_PERS
#undef  FF_PHONE_LOCK
#undef  TI_PS_FF_AT_CMD_P_ECC
#undef  TI_PS_FF_REL99_AND_ABOVE
#undef  TI_DUAL_MODE
#undef  REL99
#undef  FF_BHO
#undef  TI_PS_FF_EMR
#undef  TI_PS_FF_RTD
#undef  FF_EGPRS
#undef  REL4
#undef  TI_PS_FF_TBF_EST_PACCH
#undef  TI_PS_FF_QUAD_BAND_SUPPORT