annotate cfg-headers/rv_swe-2092-pwr.h @ 629:3231dd9b38c1

armio.c: make GPIOs 8 & 13 outputs driving 1 on all "classic" targets Calypso GPIOs 8 & 13 are pinmuxed with MCUEN1 & MCUEN2, respectively, and on powerup these pins are MCUEN, i.e., outputs driving 1. TI's code for C-Sample and earlier turns them into GPIOs configured as outputs also driving 1 - so far, so good - but TI's code for BOARD 41 (which covers D-Sample, Leonardo and all real world Calypso devices derived from the latter) switches them from MCUEN to GPIOs, but then leaves them as inputs. Given that the hardware powerup state of these two pins is outputs driving 1, every Calypso board design MUST be compatible with such driving; typically these GPIO signals will be either unused and unconnected or connected as outputs driving some peripheral. Turning these pins into GPIO inputs will result in floating inputs on every reasonably-wired board, thus I am convinced that this configuration is nothing but a bug on the part of whoever wrote this code at TI. This floating input bug had already been fixed earlier for GTA modem and FCDEV3B targets; the present change makes the fix unconditional for all "classic" targets. The newly affected targets are D-Sample, Leonardo, Tango and GTM900.
author Mychaela Falconia <falcon@freecalypso.org>
date Thu, 02 Jan 2020 05:38:26 +0000
parents 05aa9659f6d6
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 #ifndef __RV_SWE_H__
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 #define __RV_SWE_H__
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 #define RVM_AUDIO_SWE
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 #define RVM_ETM_SWE
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 #define RVM_DAR_SWE
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 #define RVM_SPI_SWE
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 #define RVM_LLS_SWE
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 #define RVM_KPD_SWE
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 #define RVM_PWR_SWE
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 #define RVM_R2D_SWE
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 #define RVM_RTC_SWE
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 #define RVM_FFS_SWE
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14
05aa9659f6d6 cfg-headers/rv_swe-209[12]-pwr.h: created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
15 #endif /* __RV_SWE_H__ */